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MOS FIELD-EFFECT-TRANSISTOR TECHNOLOGY 
By J. T. Wallmark, W. A. Bbsenberg, E. C. Ross, 
D. F l a t l ey ,  and H. Parker 
RCA Laboratories 
I 
Under the scope of t h i s  con t r ac t ,  i n t eg ra t ed  MOS c i r c u i t  technology, as 
p a r t  of a l amina ted  f e r r i t e  memory project,  has been investigated.  The prime 
target has been the development of a 64- t rans is tor  word-dr iver  c i rcu i t ,  bu t  
the advances in technology have been  appl ied  a l so  to  a 100- t r ans i s to r  d ig i t -  
d r ive r  c i r cu i t ,  an  85 - t r ans i s to r  word-decoder c i r c u i t ,  and  a 100- t rans is tor  
load circuit  for the decoder.  
The  more noteworthy advances i n  technology under  the contract  fa l l  in  the 
following main areas:  A contact metall ization technique compatible with the 
low-temperature, low-pressure circuit connection technique used; a c i r c u i t  
encapsulat ion and passivation technique compatible with the packaging and 
connection technique; a low-temperature-deposited crossover insulation tech- 
nique with low pinhole probabili ty even at  moderate steps and low and repro-  
ducible   inf luence on the  sur face  poten t ia l  in  the  ga te  reg ion .  By applying 
resu l t s  ob ta ined  on o t h e r  p r o j e c t s  a t  RCA Laboratories,  a packaging technique 
allowing a la rge  number of connections on 0.010-in.  centers with high yield 
and long l i f e ,  and a l s o  a technique for  fabr icat ion of MOS t r ans i s to r s  w i th  
exce l l en t  ope ra t ing  l i f e  cha rac t e r i s t i c s ,  have been incorporated. 
The advances have r e s u l t e d  i n  t h e  f a b r i c a t i o n  of word-driver s t r ips  with 
the expected performance and wi th  acceptab le  y ie ld  (5% fo r  f u l l  s t r ips;  30% 
count ing  ha l f - s t r ips ) .  
S u f f i c i e n t l y  good c i r c u i t s  have  been  obtained  for  preliminary  tests. One 
t e s t  has been run incorporating only the word dr iver  connected to  a f e r r i t e  
array.  A second, more advanced tes t  i s  being  planned  incorporating most  of 
the memory d r iv ing  c i r cu i t s .  
I n  one particular area considerable understanding has been gained, leading 
t o  d e f i n i t e  p r a c t i c a l  results of s ign i f i cance  to  th i s  p ro jec t  and a l s o  t o  
o ther  re la ted  pro jec ts .  This  a rea  i s  s i l v e r  c o n t a c t  s t a b i l i t y ,  a key p o i n t  i n  
the circui t  packaging scheme,  and  of which a detai led account  is  given i n  t h i s  
r epor t .  
In  o the r  a reas  where exploratory work was made the problems encountered 
were too great and,  inasmuch as the  so lu t ions  to  the  problems were not es- 
s e n t i a l  t o  t h e  r e a l i z a t i o n  of an operat ing memory system, the work i n  t h e s e  
areas w a s  c u r t a i l e d  and instead concentrated on essent ia l  bo t t lenecks .  Such 
areas  were: insu la tors   for   the   ga te   reg ion   ( s i l i con   n i t r ide ,  vanadium 
pentoxide) ,  insu la tors  for  the  c rossovers  ( s i l i con  n i t r ide ,  phosphor s i l i c a t e  
glass) ,  gate  heal ing techniques,  mask l imi t a t ions  on y ie ld ,  e tc .  
INTRODUCTION 
The l imi ted  capac i ty  of random-access memories available in  today ' s  com- 
puting systems - of the order of 106 b i t s  - severely limits the  capab i l i t y  of 
these  systems.  For  the  commercial  environment,  economic  considerations  pri- 
mari ly  l i m i t  the  capaci ty  of  core  s tores ,  the most  widely  used form. With the 
recent  introduct ion of n o v e l  e l e c t r o n i c  s e l e c t i o n  schemes  and the adoption of 
s implif ied core wir ing and s tacking ,  capac i t ies  in  excess  of  lo7 b i t s  have  be- 
come economically feasible.  
For space and mili tary environments,  the maximum usable core capacity i s  
determined by considerations  other  than  economics.   Size,   weight,  power con- 
sumption, r e l i a b i l i t y ,  etc. ,  a re  genera l ly  more important than the exact cost  
per b i t .  A number o f  dev ices  in  add i t ion  to  f e r r i t e  co res  a re  unde r  in t ens ive  
development for space and mili tary environments.  
Laminated f e r r i t e  memory stacks operated with integrated Metal-Oxide- 
Semiconductor (MOS) t r a n s i s t o r  c i r c u i t s  are eminent ly  su i ted  to  a space or 
mili tary environment.  The  memory o f f e r s  b i t  d e n s i t i e s  unmatched  by o the r  
techniques.  Operation  with low d r ive  cu r ren t s  (low power) y i e l d s  r e l a t i v e l y  
high sense s ignals .  The combination of low d r ive  power and high  output i s  
essent ia l  for  the successful  use of  integrated semiconductor  c i rcui ts .  
The in t eg ra t ion  o f  l amina ted  f e r r i t e  s t acks  wi th  in t eg ra t ed  MOS c i r c u i t s  
i s  expected to  yield a memory system with a capaci ty  in  excess  of  l o 7  b i t s  
o p e r a t i n g  a t  a  few microseconds  cycle t i m e .  Low power, small   s ize ,   to lerance 
to  severe environments ,  as  wel l  as  low b i t  c o s t ,  is possible  with these 
sys tems. 
Brief ly ,  a lamina ted  fe r r i te  a r ray  i s  a monolithic sheet of f e r r i t e  w i t h  
an embedded matrix of conductors fabricated by  a batch process.  The embedded 
conductors form two sets of insulated,  mutually  orthogonal  windings.  Operation 
i s  i n  a word-organized mode wi th  one set  of windings used for read-write ener- 
gizat ion,  and the other set  for  the  sense  d ig i t  func t ion .  
An MOS t r a n s i s t o r  i s  formed by d i f f u s i n g  and meta l l iz ing  two i so la ted  n-  
type regions in  a p- type  c rys ta l  to  form  the  source and dra in  e lec t rodes .  An 
oxide layer  i s  formed on the  c rys t a l  su r f ace  between the source and d r a i n  re- 
gions, and a metal  layer ,  the gate  e lectrode,  i s  deposited on top of the oxide. 
These t r ans i s to r s  can  be f ab r i ca t ed  a s  i n t eg ra t ed  a r r ays  to  be used  e i the r  fo r  
switching  applications  or  as  amplifying  units.   Further,  complementary  types 
(p- reg ions  d i f fused  in  n-crys ta l s )  can  a l so  be fabr icated.  
One possible organization of the memory i s  i l l u s t r a t e d  i n  t h e  e x p l o d e d  
view of Figure 1. Only two f e r r i t e  p l a n e s  a r e  shown, each  containing 256 
words  of 100 b i t s  (25,600 b i t s ) .  Thus, a memory of  106 b i t s  would c o n s i s t  of 
about 40 such planes stacked 
word-driver   s t r ips .   Several  
coder  s t r ips  wi th  assoc ia ted  
MOS t r a n s i s t o r s .  A t  the end 
v e r t i c a l l y .  Each plane i s  dr iven by four MOS 
planes i n  p a r a l l e l  a r e  d r i v e n  by a set  of MOS de- 
decoder  load uni ts ,  consis t ing of  complementary 
terminals of the  d ig i t - s ide  windings  a re  
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Figure 1, Exploded view of a lamina ted  fe r r i te  memory system 
assembly. Two fe r r i te   p lanes ,   each   conta in ing  
256 by 100 b i t s  and a s s o c i a t e  c i r c u i t r y ,  a r e  shown. 
te rmina t ing  res i s tors ,  a p a i r  of MOS d i g i t  d r i v e r  s t r i p s ,  and a sense ampli- 
f i e r  s t r i p  for each stack. 
Preliminary estimates, which have been fu r the r  subs t an t i a t ed  du r ing  th i s  
cont rac t ,  ind ica te  tha t  a randomyaccess memory system with the following 
c h a r a c t e r i s t i c s  may be  rea l ized  by integrat ing laminated arrays with inte-  
grated MOS c i r c u i t s .  
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Memory capaci ty  . . . . . . . . . . . .  1.3 x 107 b i t s  
Number of  words . . . . . . . . . . . .  65,536 
Number of b i t s  per word . . . . . . . .  200 
F e r r i t e  s t a c k  b i t  d e n s i t y  . . . . . . .  l o4  b i t s l i n . 2  
2 x lo5 b i t ~ / i n . ~  
F e r r i t e   s t a c k  volume 65 in.  
Memory system volume ( f e r r i t e  
3 . . . . . . . . .  
s t ack  and e l ec t ron ic s )  130 in .  
Memory system  weight . . . . . . . . .  15 lbs .  
Average power consumption fo r  a 
3 . . . . . . .  
2-Fsec  random-access  cycle . . . . .  100 W 
For the above-specified memory, t he  equ iva len t  s e r i a l  i n fo rma t ion  r a t e  i s  
lo8 bits /second.  Reducing the  equivalent   ser ia l   information  ra te   reduces  the 
power consumption.  For a maximum r a t e  of l o 6  bi ts lsecond,  the est imated aver-  
age power consumption i s  less  than  10 wat ts .  
The scope of the present contract  has been the development  of MOS f i e l d -  
e f fec t  t rans is tor  technology to  the  poin t  where word-driver s t r ips  encompassing 
64 in te rconnec ted  t rans is tors  may be fabr ica ted  wi th  a reasonable  yield and 
w i t h  s u f f i c i e n t  performance t o  d r i v e  a p r a c t i c a l  f e r r i t e  a r r a y .  A t  the  same 
time, the word-driver transistors and t h e  f e r r i t e  a r r a y  have t o  be packaged 
with a  method tha t  i s  compat ib le  wi th  the  fe r r i te  as w e l l  as the  s i l i con  tech-  
nology  encompassing a l l  o t h e r  c i r c u i t s  of the  system,  and that holds promise 
of meeting the demands of space as  wel l  as  ground use. 
This   report   consis ts  of two par t s .   Par t  I summarizes the  ove ra l l  r e su l t s  
of the work done under  the  contract.  Part I1 contains  a complete  report of 
a l l  the work  done on one  of the key aspects  of the system, the connection 
method. This part  of the work was c a r r i e d  t o  a very sat isfactory conclusion.  
The work desc r ibed  in  th i s  r epor t  was pursued a t  RCA Laboratories,  
Princeton, N e w  Je rsey ,  in  the  Computer Research Laboratory, D r .  Jan A. 
Rajchman, Director .  D r .  Rabah Shahbender was the .Project Supervisor and 
D r .  J .  Torkel Wallmark was the  Pro jec t  Sc ien t i s t .  In  addi t ion  to  the  Members 
of the Technical  Staff  l is ted on the cover,  the following contributed to the 
program: M r .  P. Asbeck, M r .  C. A. Reed, D r .  Anthony D. Robbi, M r .  James  Tuska, 
and M r .  Joseph L. Walentine.  Word-driver  strips  were  fabricated  under RCA 
funds by  Norman H. D i t r i ck  and Harold W. James under the supervision of 
D r .  Richard  Glicksman, a l l  of RCA Elec t ronic  Components  and Devices, Somerville, 
New Jersey.  
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PART I 
MOS FIELD-EFFECT-TRANSISTOR  TECHNOLOGY  FOR  FERRITE  MEMORIES 
MOS Word-Driving  Circuit. -- The  construction of the  word-driver  circuit  and 
the  packaging  used  to  connect  it  in  the  system  are  described  in  Figures 2
through 6 and  the  accompanying  text.  Figure 2 shows  the  basic MOS transistor, 
which  is  used with  minor  variations  in  all  the  driving  circuits.  The  tran- 
sistor  is  a  silicon  n-channel  depletion-type,  insulated-gate  field-effect 
transistor  with  phosphorus-diffused  source  and  drain  regions,  aluminum  gate 
metallization,  and  chromium-silver  source-drain  metallization.  The  gate 
insulator is silicon  dioxide,  thermally  grown  in  dry  oxygen, 800 8 thick. On 
top  of  the  gate  region,  blanketing  the  gate  metal,  is  a  3000-x-thick  low- 
temperature  deposited  silicon  dioxide  layer  covering  also  the  gate  metal. 
Outside  the  active  device  region  is  a  10,000-x-thick  thermal  silicon  dioxide 
and an additional  3000-8-thick  layer  of  deposited  oxide.  The  semiconductor 
fabrication  procedure  is  described  in  more  detail  in  Appendix A. 
/- CHROME SILVER y / / -  /-CHROME SI1 SOURCE DRAIN GATE OXIDE J E R  DRAIN CONTACT 
-THICK SLO, LAYER 
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Figure 2. Schematic  cross  section  of  a  word-driver  transistor. 
In the  top  view  of  Figure 3 ,  six  transistors  of  the  64-transistor  strip 
are  shown.  The  transistors  are  on  0.010-in.  centers  and  occupy  a  strip  with  a 
width of 0.040 in. With  contact  areas  included,  the  width  of  the  strip  is 
0.072 in.  The width  of  the  gate  metallization  is 0.0005 in.  and  the  under- 
lying  channel  length  is 0.0003 in.  The  sources  are  all  connected  together  by 
a  common  source  bar,  insulated  from  the  underlying  gate  connections  by  a  de- 
posited  silicon  dioxide  layer, 3000 8 thick. 
Typical I-V characteristics  for  the  word-driver  transistors  are  shown  in 
Figure 4. The  drain  current  at  a  drain  voltage of 4 V and zero gate  voltage 
is  about  17 mA corresponding  to  a  moderately  depletion-type  transistor. With 
-3 V on  the  gate,  the  drain  current  is  reduced  to  a  few  microamperes. 
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A complete word-driver strip i s  mounted i n  a p l a s t i c  o r  g l a s s  frame wi th  
132 leads as shown i n  F i g u r e  5. The frame dimensions are 0.94 in .  x 0.32 in. ,  
not counting the leads.  The connections are made by a so lder - re f lm technique  
using a double probe welder and pure t i n  as solder.  
Figure 5. 64- t rans is tor   word-dr iver   s t r ip  mounted i n  frame. 
A word d r i v e r  i s  mounted on a c i r c u i t  board, as shown in  F igu re  6, to- 
gether  wi th  a ferr i te  a r r ay  mounted i n  a frame, again by using the same tech- 
nique  of  solder  reflow. The f e r r i t e  a r r a y  i n  t h e  frame,  and a l so  the  o the r  
d r i v e r  c i r c u i t s ,  a r e  mounted i n  similar frames that allow a c e r t a i n  amount of 
i n t e r l o c k i n g  t o  accommodate the ent i re  system. 
The general  memory system approach has been retained through the contract 
period, and the work has concentrated on the bottlenecks of the technology, 
which may be understood against the background of t h i s  summary. 
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Figure 6. Preliminary  systems  test  vehicle  encompassing 
laminated  ferrite  frame  and  word-driver  strip. 
The  Contact  Metallization. -- Considerable  effort  has  been  devoted to the 
development of contact  metallization  which  would  provide  good  ohmic  contacts 
to  the  electrodes,  allow  the  relatively  high  peak  currents (0.1 A for  the  word 
driver)  without  excessive  voltage  drop,  not  give  pinhole  short  circuits  through 
the  various  insulating  layers  either  by  itself  or  by  the  method  used  in de- 
positing  the  layer,  be  compatible  with  the  solder-reflow  soldering  technique, 
and  finally  provide  sufficient  life  and  stability  characteristics.  During  the 
fourth  quarter,  this  work  has  matured,  and  a  reasonably  complete  picture  of 
the  stability  of  silver  metallization  has  emerged. A practical  method  of 
stabilizing  such  layers  without  jeopardizing  the  other  desirable  characteristics, 
particularly  the  solderability,  has  been  found  in an overlay  method  using 
chromium  and  silicon  dioxide.  The  account of this  work  follows  in  Part I1 of 
this  report. 
Circuit  Encapsulation  and  Passivation. -- The  circuit  life  characteristics 
have  met  three  different  limiting  phenomena  during  the  course of the  contract. 
The  first  is  the  now ell-known  instability  of  the  thermal  oxide  gate  insula- 
tion,  on  which  considerable  work  has  been  done  elsewhere  at  these  Laboratories. 
8 
I- 
A complete report on t h i s  work i s  being published elsewhere.*’ Drawing upon 
the results of t h i s .  work i t  i s  b e l i e v e d  t h a t  s u f f i c i e n t  s t a b i l i t y  c a n  now be 
obtained by relat ively s imple changes in  the processing of t h e  c i r c u i t s ,  mainly 
i n  s u f f i c i e n t l y  c l e a n  methods fo r  growing the thermal oxide and deposi t ing the 
ga te  metal layer.   During  this  contract ,   the  clean  oxide  conditions  described 
in  the paper1 have been used during the third and fourth quarters ,  while  the 
clean metal l izat ion,  a lso descr ibed in  the paper ,  has  been introduced on a 
pre l iminary  bas is  dur ing  the  la t te r  par t  of the fourth quarter .  The results 
c lose ly  dupl ica te  the  results reported.  
The second l imi t ing  phenomenon has been the i n s t a b i l i t y  of the chromium- 
s i lver  source-drain metal l izat ion.  This  has  been overcome as desc r ibed  in  
d e t a i l  l a t e r  i n  t h i s  r e p o r t .  
The th i rd  l imi t ing  phenomenon has  been t h e  s e n s i t i v i t y  of the dr iving 
c i rcu i t s  to  mechanica l  and chemical abuse during use in laboratory ambients,  
and i n  t e s t i n g  and handling. For this reason, a sur face  pass iva t ion  method 
has  been t r i ed  ou t  and t e s t ed  in  p re l imina ry  acce le ra t ed  l i f e  t e s t s ,  and  a 
. p l a s t i c  package has been designed and tes ted,  a l though as  yet  only in  very 
preliminary fashion. This work i s  a l s o  d e s c r i b e d  i n  d e t a i l  i n  P a r t  I1 of t h i s  
repor t .  
Deposited Crossover Insulation. - -  One of t he  e s sen t i a l  f ea tu re s  of these 
c i r cu i t s ,  a s  w i th  most i n t eg ra t ed  c i r cu i t s  con ta in ing  a la rge  number of un i t s ,  
a re  the  mul t i layer  connec t ions ,  in  th i s  case  two l aye r s .  In  one of the methods 
used for  such  mul t ip le - layer  in te rconnec t ions  s i l i con  d ioxide  i s  depos i t ed  a t  
r e l a t i v e l y  low temperature (300 t o  500°C) by decomposing s i l ane .  While t h i s  
method i s  easy  to  apply  to  smal l -a rea  c rossovers  over  an  essent ia l ly  f la t  
surface,  i t  becomes v e r y  d i f f i c u l t  t o  use in  la rge-area  c rossovers ,  par t icu lar ly  
when the surface contains steps over which the crossover must go, because of 
the  probabi l i ty  of pinholes  in  the  insulator.   Considerable work has  been done 
to  pe r fec t  t he  method of laying down a layer  with low pinhole probabili ty.  The 
crossover fabrication procedure i s  desc r ibed  in  more d e t a i l  i n  Appendix B. 
S i l icon  Ni t r ide  as  a Gate Insu la to r .  -- Si l i con  n i t r ide  wi th  a b u l k  d i e l e c t r i c  
constant of 9 i s  bas ica l ly  super ior  to  s i l i con  d ioxide  wi th  a b u l k  d i e l e c t r i c  
constant of 4 as  a d i e l ec t r i c  l aye r  fo r  t he  ga t e  r eg ion .  However, another 
necessary requirement of the  ga te  insu la tor  i s  tha t  the  charge  in  the  insu la-  
to r  or  a t  the  in te r face  can  be c o n t r o l l e d  a t  s u f f i c i e n t l y  low values.  I n  
preliminary experiments this was not achieved. 
S i l i c o n  n i t r i d e  l a y e r s ,  2000 2 thick,  were deposited on MOS word-driver 
t r a n s i s t o r s .  A heavy inve r s ion  l aye r  r e su l t ed  in  a dra in  cur ren t  of 500 mA a t  
zero gate  vol tage.  This  current  i s  too  la rge  to  cu t  of f  wi th  a reasonable 
gate  vol tage.  
S i l i c o n  n i t r i d e  l a y e r s  were a l s o  used i n  MOS capaci tors .  On 10 0-cm 
p-type  material   the  f lat-band  voltage is  between -1 and -2 V. Under 300°C 
i o n  d r i f t  c o n d i t i o n s  no pos i t ive  or  nega t ive  ion  dr i f t  occur red .  Ins tead ,  
e l ec t ron  and hole traps were formed c l o s e  t o  t h e  s i l i c o n  n i t r i d e - s i l i c o n  
* 
Li tera ture  re ferences  a re  ind ica ted  as  superscr ip ts  in  th i s  repor t .  
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i n t e r f ace .  Inasmuch as more  work i s  r e q u i r e d  t o  o b t a i n  s a t i s f a c t o r y  s i l i c o n  
n i t r ide  techniques ,  th i s  work w a s  c u r t a i l e d .  
Device Yield in  Fabr ica t ion .  -- The present  s ta tus  of  the  fabr ica t ion  technol -  
ogy i s  b e s t  summarized by Figures 7 through 9 which show a d e t a i l e d  breakdown 
of t h e  y i e l d  s i t u a t i o n  f o r  t h e  l a s t  20 word-dr iver  s t r ips  fabr ica ted .  
Figure 7 shows overall  views of two complete  wafers ,  each with ten dr iver  
s t r i p s  of 64 t ransis tors .  While  good t r ans i s to r s  a re  r ep resen ted  by blanks, 
each faul ty  t ransis tor  has  been marked accord ing  to  a simple code which indi- 
cates  the type of f a u l t .  I n  a d d i t i o n ,  f o r  e a c h  s t r i p  t h e  number of good u n i t s  
i s  indicated,  as  i s  the  maximum s p r e a d  i n  d r a i n  c u r r e n t  w i t h i n  t h e  s t r i p .  On 
each wafer there i s  a sys temat ic  var ia t ion  of the drain current  which has  been 
indicated by equi-current  contours .  The r eason  fo r  t he  cu r ren t  va r i a t ion  i s  
r e l a t ed  to  the  d i f f e rence  in  p rocess ing  expe r i enced  by the  var ious  par t s  of 
the wafer. 
Ga te  sho r t - c i r cu i t s  have  been the most p reva len t  f a i lu re  mechanism; i n  
ea r l i e r  un i t s  t h i s  occu r red  th rough  the  s i l i con  d iox ide  c ros sove r s ,  bu t  i n  the  
u n i t s  shown in  F igu re  7 this  occurred  through  the  thermal  gate  oxide.  The next 
most p reva len t  f a i lu re  mechanism has been series r e s i s t ance  in  the  sou rce -d ra in  
contacts,  possibly caused by i n s u f f i c i e n t  removal  of  oxide a t  the contact 
areas.  The dominance  of these two f a i l u r e  mechanisms sugges ts   tha t   h igh   y ik ld  
could b e  reached i f  t hese  a re  e l imina ted .  
Another aspect of yield, the uniformity of e lectr ical  c h a r a c t e r i s t i c s  of 
t he  t r ans i s to r s ,  i s  i l l u s t r a t e d  i n  F i g u r e s  8 and 9. Figure 8 shows the   d ra in  
current  measured a t  a dra in  vol tage  of 4 V and zero  ga te  vol tage  for  the  bes t  
s t r i p  ob ta ined ,  i n  wh ich  a l l  64 t r a n s i s t o r s  a r e  good. Figure 9 shows r e s u l t s  
on a  more t y p i c a l  s t r i p  f o r  two d i f fe ren t  ga te  vol tages .  The uniformity of 
current,  as judged from preliminary systems tests, i s  probably  higher  than 
necessary. The r e s u l t s  of t h e  c i r c u i t  tes ts  are shown i n  Appendix C. 
A fu r the r  a spec t  of y i e ld ,  no t  bo rne  ou t  by  these  in i t i a l  measurements, 
is  the  fac t  tha t  in  prs l iminary  sys tem tests a few transis tors  developed gate  
sho r t - c i r cu i t s .  Inhe ren t  weak ga te  in su la t ion  i s  believed  to  be  the  reason. 
On t h i s  b a s i s  a c e r t a i n  amount of stress t e s t i n g  i s  being introduced pr ior  to  
systems  packaging. 
The to t a l  y i e ld  based  on t h e  l a s t  two wafers as deduced from Figure 7 i s  
5%. However, i f  t h e  s l i g h t  c o m p l i c a t i o n  of  mounting half-strips  encompassing 
32 consecutive good u n i t s  s i d e  by s i d e  i s  accepted ,  the  to ta l  y ie ld  would be 
30%. 
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Pic tu re  of entire wafer,  each with 10 d r i v e r  s t r i p s ,  and 
each dr iver  s t r i p  w i th  64 t r ans i s to r s .  Defec t ive  un i t s  a r e  
indicated.  Contours show equal  dra in  cur ren t  a t  VSD = 4 V, 
VG = 0 V. Number of  good uni t s  per  s t r i p  and the maximum 
and minimum dra in  cur ren t  for  each  s t r ip  a re  g iven  to  the  
r i g h t .  
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Figure 8. Drain current  a t  VSD = 4 V and VG = 0 V f o r  d r i v e r  s t r i p  
wi th  100% good un i t s .  Maximum devia t ion  i s  39 2 9.7 mA. 
4 . 3  
Figure 9. Drain current  a t  VSD = 4 V, and VG = 0 V and 4 V f o r  
t y p i c a l  d r i v e r  s t r i p .  Two un i t s  i nd ica t ed  by v e r t i c a l  
bars  have g a t e  s h o r t  c i r c u i t s .  
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PART I1 
M V E N T I N G  DETERIORATION OF CHROMIUM-SILVER  METALLIZATION 
ON SILICON  DEVICES 
Introduction 
During  the  development  of  new  integrated  circuits  containing two dis- 
similar  materials,  silicon  and  ferrite,2,3  it  became  necessary  to  provide 
solderable  contacts  to  join  the  silicon-based  devices  to  the  ferrite  matrix. 
A  very  desirable  contact  material  for  soldering,  which  is  compatible wi h 
silicon  technology,  is  silver.  Such  contacts,  fabricated  by  chromium-silver 
metallization,  have  been  used  in  experimental  devices.*  One  drawback is 
their  tendency  to  deteriorate  after  only  few  months  under  laboratory  conditions. 
A typical  picture  of  such  deteriorated  contacts  on  experimental MOS field- 
effect  transistors  in an advanced  stage  of  deterioration  is shown in  Figure  10. 
Figure 10. Experimental MOS field-effect  transistor  showing 
advanced  deterioration  of  chromium-silver  metal- 
lization  on  source  and  drain. 
The  work  reported  here  encompasses  the  identification  of  the  mechanism 
responsible  for  this  deterioration  and  a  practical  method  of  eliminating t. 
The  report is divided  in two parts.  Part A. is  qualitative,  containing  a 
I 
* 
W. Triggs,  RCA  Electronic  Components  and  Devices,  Somerville, N. J., personal 
communication. 
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descr ip t ion  of the physical phenomena, i n t e r p r e t a t i o n  of experiments performed 
and r e su l t s .   Pa r t  B. i s  quan t i t a t ive ,  forming the basis for the f irst  par t .  
A. Quali ta t ive  Analysis  of Contact   Deter iorat ion 
Fabr ica t ion  of Chromium-Silver Contacts. -- Before appl icat ion of the chromium- 
s i lver  contacts ,  the source and drain regions of the MOS f i e l d - e f f e c t  t r a n -  
s i s t o r s  have  been  opened by the usual photoresist  technique, whereby the 
sillcon  oxide  has  been removed, leav ing  bare  s i l i con .  In  the  removal  proce- 
dure -- i n  the etching and washing i n  d i s t i l l e d  w a t e r  and in  exposure  to  the  
ambient -- the  bare  s i l i con  sur face  i s  re-equipped with an "oxide" layer about 
10 t o  30 a t h i ck .  The rea f t e r ,  t he  s i l i con  s l i ce  i s  i n s e r t e d  i n  a vacuum, and 
chromium  and s i lver  a re  evapora ted  onto  it .  Actually,  i t  would  be des i r ab le  
t o  make the  con tac t s  en t i r e ly  of s i lver ,  s ince  the  conduct iv i ty  of s i l v e r  i s  
higher  than  that  of chromium. However, i t  i s  found i n  p r a c t i c e  t h a t  s i l v e r  
does  not  adhere  sufficiently w e l l  t o  the  surface.   Therefore,  a l aye r  of 
chromium, which adheres  very wel l  to  both s i l icon and i t s  oxide, as wel l  as  to  
s i l v e r ,  i s  introduced  between  the  s i l icon  substrate  and the  s i l ve r  l aye r .  The 
procedure i s  to evaporate about 200 2 of chromium, then about 200 2 of  chromium 
and 600 a of s i lver  s imultaneously,  and f ina l ly  about  2000 2 of s i l v e r .  The 
mixture of the two metals ensures mechanical as well as interatomic bonding 
between  the two l aye r s .  E lec t r i ca l  measurements of the  devices show good 
ohmic contac ts  wi th  no s ign  of i n t e r f ace  r e s i s t ance .  
E f fec t s  of Contact Deterioration. - -  The three  most  obvious e f f e c t s  of contact  
deter iorat ion  are:   (1)  a gradual  appearance of nonl inear   se r ies   res i s tance  
a t  t he  me ta l - s i l i con  in t e r f ace ,  (2) a v i sua l  change of t he  s t ruc tu re  of the 
metal   ayer ,  and (3) a reduced  adherence of the   l ayer   to   the   subs t ra te .   In  
the  f ina l  s t ages ,  e l ec t r i ca l  con tac t  t o  the  s i l i con  i s  l o s t ,  and the metal 
layer  breaks up into small  granules,  which may even appear outside the area 
originally occupied by the metal .  The e l e c t r i c a l  change i s  shown in  F igu re  11, 
which shows the I - V  c h a r a c t e r i s t i c s  of two representa t ive  MOS f i e l d - e f f e c t  
t r a n s i s t o r s .  The o r i g i n a l  c h a r a c t e r i s t i c s  a r e  shown i n  F i g u r e  l l ( a ) .  
F igu re  l l (b )  shows the  cha rac t e r i s t i c s  of the same two t r a n s i s t o r s  a f t e r  b e i n g  
h e a t e d  i n  a i r  f o r  15 minutes a t  350°C. 
The t h i r d  e f f e c t  of the  contac t  de te r iora t ion  i s  a reduced adherence of 
the  meta l  l ayer  to  the  s i l i con .  F igure  1 2  shows scraping tests on two samples 
of evaporated  chromium-silver s t r ips  on heavi ly  n- type s i l icon.  The s t r i p  i n  
Figure 12(a) i s  shown as  i t  comes from the metal l izat ion process  while  the 
s t r i p  p i c t u r e d  i n  F i g u r e  1 2 ( b )  h a s  b e e n  t r e a t e d  i n  a i r  a t  475°C fo r  25 minutes. 
Both s t r ips  have been scraped with a knife .  While the metal  layer adheres 
very w e l l  in the unheated sample, the metal layer on the heated sample can be 
e a s i l y  removed by scraping. 
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Figure 11. Dra in  cur ren t -dra in  vol tage  charac te r i s t ics  of MOS 
f i e l d - e f f e c t  t r a n s i s t o r  showing  change by contact  
deterioration.  Parameter i s  gate  voltage.  (a)  Before 
deter iorat ion.   (b)   After   being  heated  to  350°C i n  
a i r  f o r  one hour. 
Physical Process Responsible for the Deterioration -- Figure 13 shows severa l  
t ransis tors  with chromium-si lver  metal l izat ion for the source and d ra in  con- 
t a c t s  and with aluminum for  the  ga te  contac t ;  the  t rans is tors  have  been heated 
i n  a i r  a t  350°C f o r  one hour  (the aluminum gate  has  not  deteriorated).  The 
appearance of the  meta l l iza t ion  sugges ts  tha t  the  s i lver  atoms  have moved over 
the surface and agglomerated a t  nuc lea t ion  cen te r s  where drople t s  have  formed. 
It appears that  the thermal energy imparted t o  the  s i l ve r  atoms is s u f f i c i e n t  
to  break  the  bonds between some of them, leaving them f r e e  t o  mig ra t e  about 
the surface.  I f  t h e  s i l v e r  atoms  were f ree  to  migra te ,  i t  would  be na tu ra l  
tha t  the  very  la rge  s tored  sur face  energy  in  the  th in  s i lver  layer  caused  by 
surface tension would  be re leased  and the system would move toward a s t a t e  of 
lower stored energy in which the  s i l ve r  would form a number of spheres 
( idea l ly  one sphere  where  the  surface  energy would  be minimum).  The loca t ion  
of a sphere would then be governed by energy  cons idera t ion  s imi la r  to  
nucleat ion of c r y s t a l  growth, and t h e  b a l l s  might be expected t o  form a t  sur -  
face  defec ts .  
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Figure 1 2 .  Chromium-silver s t r i p s  on heavily doped n- type   s i l i con  
after  having  been  scraped  with a knife.  (a)  Before 
de te r iora t ion .  (b) Af t e r   de t e r io ra t ion  by hea t ing   t o  
475OC i n  a i r  f o r  25 minutes. 
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Figure  13. MOS f ie ld-effect  t ransis tor  with chromium-si lver  metal-  
l i za t ion  fo r  sou rce  and dra in  contac ts ,  aluminum for  the 
gate.  The t r ans i s to r  has  been  heated a t  350°C i n  a i r  
fo r  one hour. 
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To v e r i f y  t h e  above hypothesis samples of chromium-silver strips on 
s i l i c o n  were prepared in  the same manner as t h e  c o n t a c t s  t o  t h e  t r a n s i s t o r s  
were prepared. The sur face  of t h e  s i l i c o n  [ ( loo)  or ien ta t ion ,   10  R-cm, p-type] 
was  doped i n  a phosphorus diffusion furnace to  degenerate  n- type material i n  
the  same manner a s  when the source and dra in  reg ions  were formed. The metal 
l aye r s  were evaporated as previously discussed, and t h e  s t r i p s  were defined by 
photoresis t  techniques.  
The s t r i p s  were then  hea ted  in  a i r  a t  var ious temperatures  for  different  
periods of  time,  and t h e i r  r e s i s t a n c e  w a s  measured af ter  each heat ing per iod.  
To s impl i fy  the  tes t ing  no attempt was  made t o  measure the direct  contact  
r e s i s t ance  between  the  metal  layer and the  s i l i con .  The result ing  data,   which 
show the manner i n  which the resistance of the strips changed with time a t  a 
par t icular  temperature ,  are  given in  Figure 14. From these  da ta  an  ac t iva t ion  
energy of 0.9 e V  i s  der ived as  descr ibed in  P a r t  11-B. This i s  a reasonable 
f i g u r e  a s  shown  by the  following  considerations. It i s  w e l l  known tha t  t he  
act ivat ion energy for  movement of s i l v e r  atoms over a s i n g l e - c r y s t a l  s i l v e r  
sur face  i s  0.45 eV.4  The ac t iva t ion  energy  for  s i lver  atoms moving over a 
s i l i c o n  s u r f a c e  (111) has  been  given  as  0.71 eV.5 A s l i g h t  i n c r e a s e  above t h i s  
value may be a t t r i b u t e d  t o  t h e  t h i n  chromium layer ,  the funct ion of which is  
to  increase  the  bond s t r eng th  to  the  s i l i con  su r face .  A summary of pe r t inen t  
ac t iva t ion  ene rg ie s  i s  given in Table I. 
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Figure  14.  Resistance  versus  time of f o u r  s t r i p s  of  chromium- 
s i l v e r  on s i l i c o n  which have been heated a t  350°,  375", 
and 400°C. The r e s i s t ance  measurements a r e  made a t  
room temperature. 
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TABLE I 
PERTINENT ACTIVATION ENERGIES FOR SILVER MIGRATION 
. . . . . - ~~ ~ 
Subs t ra te  
and Overcoat 
( i f  any) 
" . ~~~~ ~~~~. ." 
Ag 
S ing le  c rys t a l  
Ag 
Po lyc rys t a l l i ne  
Ag 
S ing le  c rys t a l  
S i  
S ing le  c rys t a l  (100) 
S i  + C r  
S ing le  c rys t a l  (100) 
S i  + C r  
S ing le   c rys t a l  (100) 
C r  overcoat 
S i  + C r  
S ing le  c rys t a l  (100) 
C r  + Si02 overcoat 
-~ _ _ ~ ~ _ _ _ ~ "  . 
~- ~ - ~~ "" ~ - . . . 
.~ ~ ~ " 
"" ~ - - . ~~ ~ 
" ~ 
- . . . 
Diffusion  Temperature  Activation 
Path Range Used Energy  Reference 
(" 0 (eV> 
Surf  ace 225 - 350 0.45 4 
Grain 
Boundary 375 - 500 0.88 4 
Bulk 500 - 950 1.98 -2.18 4 
. .  " . 
I 
Surface I 300 - 1000 0.71 I l 5  
Surf  ace I 300 - 400 I 0.9 I Work This 
In t e r   f ace  
Penetration 
or 400 - 500 1.4 This Work 
I n  some cases, although not on the s t r ips  in  th i s  expe r imen t ,  an  in i t i a l  
small reduction of a few percent of the  res i s tance  was observed during the 
f i r s t  minutes of heat ing,  interpreted as  a s i n t e r i n g  of the layer .  
The migration of  chromium, on s i l icon ,  can  be ruled out by the following 
considerations.  Chromium atoms present on the  sur face  a re  very  ac t ive  
chemically and in contact with the ambient form  chromium oxide, Cr203, i n  a 
well-known passivation reaction. The energy of formation of Cr2O3 i s  high, 
11.5 eV, so that the molecules would  be s table  a t  the temperatures  used here .  
The  movement of the oxide molecules i s  much less probable than movement of 
s i l v e r  atoms because of their large mass. 
The decrease in adherence of the  s i lver  layer  wi th  t ime i s  cons is ten t  
with the hypothesis  of s i lver  migra t ion  and surface tension.  When t h e  s i l v e r  
sur face  i s  reduced by the  ba l l i ng  of the s i lver  layer ,  the mechanical  joint  
obtained by coevaporation of  chromium  and s i l v e r  i s  severed. The s i l v e r  l a y e r  
p u l l s  away from the very i r regular  chromium layer ,  forming drops rest ing on 
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the  top of the  h ighes t  par t s  of the chromium. With the mechanical bond  gone 
the only bond remaining i s  the  in te rmeta l l ic  one between s i l v e r  and  chromium 
atoms  over  part of the area. Thus, the  adherence is  g r e a t l y  reduced. A 
fu r the r  con t r ibu t ing  f ac to r  may be oxidat ion of the chromium. The reduced 
mechanical contact would g ive  easy  access  for  oxygen along the interface.  The 
adherence of s i l v e r  t o  chromium oxide would be weaker than the metallic bond 
t o  chromium metal. 
The conclusion to  this  experiment  then i s  that  the evidence supports  the 
view tha t  s i l ve r  mig ra t ion  i s  respons ib le  for  t he  de t e r io ra t ion  of chromium- 
s i lver   contacts .   Further   evidence  re la ted  to  surface tension follows. 
Protect ion by an Additional Chromium Layer. -- Once the  de te r iora t ion  mechanism 
was understood i t  was a l s o  c l e a r  how the  deterioration  could  be  reduced. I f  
the migration of s i l v e r  i s  indeed one of su r face  d i f fus ion ,  w i th  s i l ve r  atoms 
jumping  from bond t o  bond on the surface,  then their  movement could be hindered 
by covering the surface with another  layer ,  forcing the s i lver  atoms t o  move 
not on a free surface but  a long the interface between the two layers .  A 
s u i t a b l e  l a y e r  e x i s t e d  i n  t h e  form of s i l i con  d ioxide  depos i ted  by decomposing 
s i l a n e  a t  a moderate  temperature.6 However, a t   the   temperature  used,  con- 
s iderable  de te r iora t ion  took  p lace  before  enough cover had been depos i ted  to  
prevent   deter iorat ion.   Therefore ,   the   expedient  of using  an  intermediate 
layer  of chromium depos i t ed  a t  room tempera ture  to  pro tec t  the  s i lver  layer  
dur ing  appl ica t ion  of  the  oxide  cover was resorted  to.  Also,  the  adherence of 
the oxide overcoat  to  the s i lver  layer  would  be increased by the  addi t iona l  
chromium layer  between the two. 
A chromium layer  tha t  i s  too  th in  i s  no t  cont inuous ,  and t h e r e f o r e  l i t t l e  
e f fec t  can  be expected. On the other  hand,  a l aye r  t ha t  i s  too  th ick  in te r fe res  
with  soldering. The f i r s t  s t e p  was to  inves t iga te  the  inf luence  of t h i s  ad- 
d i t i o n a l  chromium layer  without  the  oxide  overcoat. The second chromium layer  
was depos i ted  in  the  same manner as the f i r s t ,  i . e . ,  by following the deposit ion 
of the 2000-2 s i l v e r  l a y e r  by a th in  l aye r  of about 800 2 of chromium  and 
s i lver  deposi ted together ,  and then a 200-8 chromium laye r  on top. 
A number of metal s t r ips  on s i l i c o n  were again prepared, this t i m e  w i th  
the chromium-silver-chromium structure, b u t  o therwise s imilar  to  the ones 
desc r ibed  ea r l i e r .  The strips were  then  heated a t  va r ious  t empera tu res  in  a i r .  
The r e s u l t s  a r e  shown in  F igures  15  and 16.  
It appears that the  de te r iora t ion  now proceeds  in  three  d is t inc t  s tages .  
The f i r s t  s t a g e  i s  character ized by a r e l a t i v e l y  small inc rease  in  r e s i s t ance  
with  time.  In  the  second  stage, a plateau is  reached  where  the  resistance 
remains  approximately  constant. A s  the  temperature i s  increased  the  ra te  of 
r i s e  inc reases  and the  plateaus  appear   a t   lower   values  of r e s i s t ance .  The 
f i r s t  and second s t a g e s  a r e  i l l u s t r a t e d  i n  F i g u r e  15. 
Because of the few poin ts  on the curves near  the or igin,  the ini t ia l  par t  
of the 500" curve  has  been drawn free-hand. The values deduced  from t h i s  p l o t  
for  the  ac t iva t ion  energ ies  of the first s tage  and the  th i rd  s t age  of de t e r io -  
r a t ion  a re  1 .4  eV and 0.8 eV, respec t ive ly .  
20 
t 
t 
I 
0.50 I 1 -  I I I I I 1 
0 IO 20 30 40 50 60 70 
minutes 
Figure 15. Resistance  versus t i m e  of fou r   s t r i p s  of chromium- 
silver-chromium which have been heated to 400°, 425O, 
450°, 475O, and 500°C. The res i s tance  measurements 
a re  made a t  room temperature. 
The i n t e r p r e t a t i o n  of t h e s e  r e s u l t s  i s  as  follows.  During  the f i r s t  
s tage,  the migrat ion of s i l v e r  i s  hindered by the overlying layer  of chromium, 
fo rc ing  the  s i l ve r  t o  fo l low the  in t e r f ace  between the two, or  to  pene t ra te  
the layer which i s  extremely thin and therefore not completely continuous. It 
i s  known that  the act ivat ion energy of s i l v e r  moving on the surface of s i l v e r  
i s  0.45 eV, but on grain boundaries between c rys t a l s  i n  po lyc rys t a l l i ne  s i l ve r  
i t  i s  0.88 eV, an  increase of 0.43 eV. It i s  therefore   reasonable   to  assume 
tha t  t he  ac t iva t ion  ene rgy  fo r  s i l ve r  moving on (chromium) s i l i c o n ,  0.9 eV, 
should increase to about 1.4 eV by a covering layer which would fo rce  in t e r -  
face migration or migration through the layer.  
The second stage of de t e r io ra t ion  where the resis tance reaches a l imi t ing  
value requires  a more detai led discussion.  A simple  explanation  might be t h a t  
the contact  to  the underlying s i l icon has  changed, so that the metal  s t r i p  i s  
shunted by the resis tance through the heavi ly  doped s i l i c o n  s u b s t r a t e  which 
would  be constant.  To tes t  th i s ,  the  center  th i rd  of  the s t r i p  of  one  of the 
m e t a l  s t r i p  samples, i n  which the resistance has saturated a t  about 1 R, was 
removed by scraping i t  o f f  t he  s i l i con  wi th  a sharp tool.  The r e s i s t ance  
measured between the two end contac ts  w a s  now approximately 50 R which i s  
wi th in  a f ac to r  of two of the  ca lcu la ted  res i s tance  of the  s i l i con  s lab .  This  
r e s i s t ance  i s  too  h igh  to  be responsible  for  the plateau.  
Instead,   the   explanat ion  appears   to  be the  following. When t h e  s i l v e r  
l aye r  “ba l l s  up” two competing processes set in .  One process i s  t h e  a r r i v a l  
a t  a pa r t i cu la r  ba l l  (o r  d rop le t )  of s i l v e r  atoms through random migration 
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Figure 16. Resistance  versus  time of the same s t r i p s  a s  i n  
Figure 6, but   extended  to   longer   t ime.   Str ip   a t  350°C 
from di f fe ren t  ba tch .  
across  the surface where they are "swallowed up" and incorpora ted  in  the  ba l l .  
The other process i s  the escape from the b a l l  of s i l v e r  atoms which have 
acquired  sufficient  thermal  energy.  In  leaving  the b a l l ,  the atoms  have to  
overcome the  ba r r i e r  a t  the surface of the  ba l l  represented  by surface tension. 
Typical  pictures  of the  sur face  a re  shown in  F igu re  1 7 .  
After  the plateaus have been reached a third stage comprising a f u r t h e r  
increase in  res is tance takes  place,  which proceeds unt i l  the  layer  becomes 
discontinuous and the   res i s tance   goes   to   in f in i ty .   This  is  i l l u s t r a t e d  i n  
Figure 16. 
I n  t h i s  f i n a l  t h i r d  s t a g e ,  t h e  s i l v e r  l a y e r  i s  s t a r t i n g  t o  b r e a k  up and 
the act ivat ion energy for  surface diffusion therefore  has  decreased (for  
diffusion over the bare spots) from 1.4 e V  t o  0.9 eV. The res i s tance  increase  
i s  very  slow a t  low temperature (350OC) because of the slow sur face  d i f fus ion  
a t  tha t  t empera ture .  A t  very  high  temperature (5OO0C),  i t  i s  a l s o  slow  because 
of the reduced surface tension which does not induce the formation of b a l l s  a s  
s t r o n g l y  a s  a t  lower  temperature.  Therefore,  the  deterioration  proceeds most 
rapidly at  an intermediate temperature,  about 400°C.  
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45OOC 
kl 
5P 
( b) Cr-Ag-Cr SAMPLE SATURATED AT 
5OOOC 
Figure 17 .  Enlarged  picture of the chromium-silver-chroiurn s t r i p s  
hea ted  to  450" and 500°C i n  a i r .  Mean diameters of 
d rop le t s  are 2.0 and 1.6 p,m, respect ively.  
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In  the presence of water vapor  th i s  m o s t  sensi t ive temperature  is lowered 
from about 400°C to  about  35OoC, ind ica t ing  that the  de t e r io ra t ion  i s  more 
rapid in moist  ambients.  
Experimental Determination of the Critical Temperature. -- The f a c t  t h a t ,  a t  
the  c r i t i ca l  t empera ture ,  the  sur face  tens ion  goes  to  zero  should  be observable 
under the microscope as a disappearance of the balling. On a s t r i p  h e a t e d  a t  
550°C there  was evidence of some ba l l ing  of t he  s i l ve r  l aye r ,  i nd ica t ing  tha t  
the  c r i t i ca l  t empera ture  pos tu la ted  may have  been sornewhat low. A t  650°C how- 
ever ,   the   bal l ing was absent.  A t  this  temperature,   the  layer s t i l l  breaks up 
by the violent motion of t he  s i l ve r  atoms b u t  i n  a mosaic r a t h e r  t h a n  i n  b a l l s .  
The l aye r  a l so  r e t r ea t ed  from the surface,  the oxidat ion mechanism postulated 
s t i l l  being act ive,  but  the pat tern of r e t r e a t  w a s  d i f f e r e n t .  A s  very high 
temperatures are of i n t e re s t  fo r  t he  con tac t  problem  only as f a r  as the low- 
temperature phenomena can be scaled for  the purpose of  accelerated l i fe  tests, 
no fur ther  inves t iga t ions  above 500°C were made. 
Pro tec t ion  by an Additional Oxide Layer. -- With the addi t ional  chromium 
meta l l iza t ion  descr ibed  in  the  prev ious  sec t ion  of fe r ing  a temporary pro- 
tec t ion ,  i t  i s  now poss ib le  to  lay  down on the  sur face  an  addi t iona l  s i l i con  
dioxide layer  by decomposition  of  silane a t  moderate  temperature.  This  oxide 
coat  offers  the fol lowing benefi ts :  
(a) A mechanical protection against  surface damage in  handl ing during 
assembly of the system. 
(b) A chemica l  bar r ie r  aga ins t  the  d i f fus ion  to  the  sur face  of the 
act ive region of t he  t r ans i s to r s  o f  water vapor and other con- 
taminants from the ambient, which accelerate deterioration of the 
device. 
(c) A mechanical and chemica l  b lanket  to  cons t ra in  s i lver  migra t ion .  
(d) An e l e c t r i c a l  b a r r i e r  p r e v e n t i n g  e l e c t r i c a l  c h a r g e s  from approaching 
too  c lose ly  to  the  ac t ive  reg ion  of t he  t r ans i s to r s .  
The deposi t ion of the oxide takes  place at  330°C i n  a spec ia l  depos i t ion  
chamber shown in Figure 18. The t o t a l  time a t  the  h igh  tempera ture  i s  about 
ten minutes. 
To establ ish the fact  that  the oxide cover ,  apar t  from the heating 
e f f ec t  du r ing  depos i t i on ,  has  in  i t s e l f  no e f f e c t  on the  performance  of  the 
t ransis tors ,   the   fol lowing  experiment  was performed. The e l ec t r i ca l   cha rac -  
t e r i s t i c s  of s eve ra l  t r ans i s to r s  were  measured. Then they  were  covered  with 
several thousand angstroms of S iOz ,  the contacts were opened up with photo- 
r e s i s t  methods,  and t h e  e l e c t r i c a l  c h a r a c t e r i s t i c s  remeasured. The r e s u l t s  
a r e  shown in  F igure  19. 
Comparative Evaluation of Protected and Unprotected Transistors. -- 
Figure 20(a) i s  a photograph o f  several  t ransis tors  with chromium-si lver  metal- 
l i za t ion  wi thou t  a further  overcoat.  Figure  20(b) i s  a sample  from the same 
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Figure 18. Deposition chamber for   Si02  deposi t ion.  Wafer i s  heated 
t o  330°C. Silane  (Si%)  and oxygen are  introduced a t  the 
top, depositing Si02 through the reaction S i %  + 202 --f 
S i 0 2  + 2H20. 
wafer which has been covered with a f i lm  of  Si02 to  a thickness  of about 
5000 x. Note tha t  t he  s l i gh t  d i sco lo ra t ion  of the  chromium-silver i n  areas of 
Figure 20 i nd ica t e s  t ha t  t he  10-minute heating cycle a t  330°C before the 
s i l i con  d iox ide  w a s  deposited was s u f f i c i e n t  t o  i n i t i a t e  d e t e r i o r a t i o n  of the 
contacts .  The b l i s t e r s  on the common source  bus in  Figure  20(b) are not 
t yp ica l  and a r e  due t o  t h e  poor adhesion of a re inforc ing  layer  of chromium- 
s i lve r  app l i ed  to  the  f in i shed  un i t s  t o  inc rease  the i r  cu r ren t - ca r ry ing  
capabi l i ty .  Figure 20(c)  i s  a sample wi th  chromium-silver-chromium metal- 
l i z a t i o n  which w a s  covered with a layer  of  s i l icon dioxide s imultaneously with 
the  s t r ip  in  F igu re  20 (b ) .  The metal l ized port ions of  this  sample showed no 
evidence of de te r iora t ion  dur ing  the  g lass ing  opera t ion ,  as  was expected. 
Figures   2l(a) ,  (b),  and  (c) show photographs of the  above  samples  after 
they were heated s imultaneously for  one  hour a t  350°C i n  a i r .  Note that even 
though the unprotected sample i s  completely destroyed, the two encapsulated 
samples show no fur ther  s igns of de te r iora t ion .  
(a) Before Glassing (b) After Glassing 8, Opening Contact Areas 
H = IV/div 
V = 2 0  mA/div 
V s =  IVISTEP 
Figure 1 9 .  Drain I - V  c h a r a c t e r i s t i c s  of t r a n s i s t o r  w i t h  Cr-Ag metal- 
l i z a t i o n  on source and drain.  (a)  Before  oxide  coati.ng. 
(b)  After  oxide  coating and opening of contact   area 
wi th  photores i s t .  
Figure 22  shows r e p r e s e n t a t i v e  e l e c t r i c a l  c h a r a c t e r i s t i c s  of two of the 
chromium-silver transistors shown in Figure 20(b)  and 21(b)  which  were 
covered  with  Si02.  Figure  22(a) shows the  o r ig ina l  cha rac t e r i s t i c s  be fo re  
they were encapsulated; Figure 22(b) shows t h e  c h a r a c t e r i s t i c s  a f t e r  one-hour 
heat ing cycle  and a f t e r  t he  con tac t  a r eas  were opened with photoresis t  tech-  
niques. These t rans is tors  suf fe red  only  a s l i g h t  s h i f t  of t h e i r  d r a i n  I - V  
c h a r a c t e r i s t i c s  which may be ascr ibed  to  a change i n  i n t e r f a c e  s t a t e s  a t  the 
ga te  oxide-s i l icon  in te r face .  This  phenomenon is no t  d i r ec t ly  a s soc ia t ed  wi th  
the  encapsulat ing  s i l icon  dioxide  layer .  The unpro tec t ed  t r ans i s to r s  were 
inoperat ive due to  dra in  contac t  open c i r c u i t s .  
Inf luence of  Water  Vapor. -- Water vapor h.as been found t o  be  a s t rong agent  
i n  the  de t e r io ra t ion  o f  many semiconductor  parameters. It was found tha t  the  
add i t ion  of water  vapor  to  the ambient  great ly  accelerated also the deter io-  
r a t i o n  of the metal f i l m s .  To show the  r e l a t ive  p ro tec t ive  e f f ec t s  between a 
th in  l aye r  of chromium and a th in  layer  of chromium with a s i l i con-d ioxide  
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( b)  Cr-Ag-SiO, 
( C )  Cr -As- Cr-SiOe 
Figure 20. Transistors  covered  with  (a) Cr-Ag, (b) Cr-Ag-Si02, 
(c) Cr-Ag-Cr-Si02.  Note t h a t  i n  (b) the  ten-minute  heating 
cyc le  t o  deposit  Si02 has caused l i f t i n g  of the rein-  
forc ing  bar  and some d e t e r i o r a t i o n  of t he  s i l ve r  l aye r .  
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" 
a )  Cr - Ag 
(!C) Cr-Ag-Cr- SiO, 
Figure 21. Same t r a n s i s t o r s  a s  i n  F i g u r e  10 Af ter  hea t ing  a t  350°C 
f o r  one hour i n  a i r .  The s i lve r   l aye r   i n   ( a )   s eve re ly  
deter iorated.   Uni t  (b) has not  changed much. Unit  (c) 
is  unchanged. 
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( a )  Before Encapsulation (b )  After Encapsulation 
H =  IV/div 
V = 20mA/div 
V,= IVISTEP 
Figure 22. Drain I-V c h a r a c t e r i s t i c s  of the same t r a n s i s t o r  as 
shown in  Figures   10(b)  and Il(b).   (a)  Before  oxide 
overcoat.  (b)  After  oxide  overcoat  and  heating a t  
350°C f o r  one hour i n  a i r .  
f i l m  deposi ted over  the t ransis tors ,  several  samples  were heated simultaneously 
i n  a steam  ambient  for one  hour a t  about 300°C. The r e s u l t s  a r e  shown i n  
Figure 2 3 .  
The unprotected chromium-silicon sample i s  completely destroyed in 
Figure  23(a). The sample in  Figure  23(b)  has  only a t h i n  l a y e r  of chromium 
over   the   s i lver   for   p ro tec t ion ,   bu t   the   resu l t s   a re   remarkably  good. The 
d e t e r i o r a t i o n  i s  more pronounced  where the metal i s  i n  touch with the s i l icon 
contact   areas .   This  i s  cons is ten t   wi th   the   f ind ing   tha t   sur face   d i f fus ion  
i s  cons iderably  fas te r  on a s i l i c o n  s u r f a c e  w i t h  many defec ts  than  on a sur -  
face  f ree  of defec ts .  The heavy  doping  of  the  source-drain  region i s  known t o  
introduce a high concentrat ion of defects .  The t r a n s i s t o r s  that had an  upper 
chromium layer  and were then encapsulated by s i l i c o n  d i o x i d e  show the least 
amount of de t e r io ra t ion .  
To determine the relative importance of water vapor some r e s i s t o r  s t r i p s  
similar t o  t h e  ones described above were subjected to  high-temperature  aging 
i n  the  water  vapor  atmosphere. The r e s u l t s  showed  a maximum de te r io ra t ion  
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( C )  Cr-Ag-  
Figure 23. Uni t s   s imi la r   to   the   ones   in   p receding   f igures ,   a f te r  
. " 
h e a t i n g  a t  300°C f o r  one hour in   water   vapor .  Unit (a) 
has  severe ly  de te r iora ted ,  un i t  (b) has  a l so  de t e r io ra t ed ,  
while  uni t  (c)  has  deter iorated somewhat, mainly  over  the 
ba re  s i l i con  a reas .  
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.Cr - SiO, 
t 
ra te  a t  360°C (compared w i t h  400°C i n  room air) ,  whereas a t  280" and 400°C the 
rates of d e t e r i o r a t i o n  were lower. 
A typical sequence, which shows de te r io ra t ion  a t  360°C more c l e a r l y  t h a n  
a t  other temperatures because of the large balls a t  this temperature,  i s  shown 
i n  F i g u r e  24. 
B. Quant i ta t ive  Analysis   of   the   Contact   Deter iorat ion 
To analyze the contact  deter iorat ion,  the main de t e r io ra t ion  mechanism 
w i l l  be  t reated as a problem  of  viscous  flow. In  viscous f low there  are two 
main  temperature-dependent  parameters. The f i r s t  of these i s  surface  tension 
which  provides  the  driving  force  for  the  granulation  of  the  layers.  The 
second f ac to r  i s  viscosi ty  which i s  the rate-determining parameter. 
To s implify the analysis ,  the metal l aye r  w i l l  be d iv ided  in to  two super- 
imposed layers .  It w i l l  be assumed t h a t  i n  t h e  t o p  l a y e r  s i l v e r  atoms move 
over  s i lver  wi th  an  ac t iva t ion  energy  of 0.9 eV,  and in the bottom layer,  
s i l v e r  atoms move over  s ing le-crys ta l  s i l i con  ,(chromium on s i l icon)  wi th  an  
act ivat ion energy that  i s  much la rger .  The top  layer  w i l l  always  be  contin- 
uous (d is regard ing  s ta t i s t ica l  f luc tua t ions  wi th  t ime)  because  even  af te r  
s i l v e r  b a l l s  have  formed a s teady-s ta te  condi t ion  i s  reached. I n  t h i s  con- 
d i t ion ,  the  number of s i l v e r  atoms a r r i v i n g  a t  the  drople t s  (where they are 
"swallowed up") equals  those  leaving  ( thus  forming a continuous  layer).  The 
top  l aye r  i n  the  s t eady  s t a t e  may then b e  considered as two layers ,  one  con- 
s i s t i n g  of  hemispherical  granules  and  the  other  continuous. A schematic 
diagram i s  shown in  F igu re  25. A s  indicated  in   the  previous  sect ion,   the  
f r a c t i o n  of the top layer  found in  the granules  and in  the cont inuous layer  
var ies   with  temperature .  One r eason  fo r  t r ea t ing  the  two l aye r s  d i f f e ren t ly  
i s  that  while  the top layer  i s  always continuous, the bottom layer reacts, 
leaving  bare (chromium  on) s i l i con .  Th i s  may occur  because a temporarily 
bared hole in the second layer allows the chromium to oxidize whereaf ter  the 
sur face  i s  not w e t  by s i lve r  ( the  adhes ion  i s  low). From then on the hole 
en larges  as f a s t  as t h e  s i l v e r  atoms d i f fuse  away. 
The ana lys i s  w i l l  s t a r t  w i th  a de r iva t ion  of t he  r e s i s t ance  of a con- 
duct ing layer  when holes  are forming, from which the activation energy for 
surface migrat ion is  derived. Then the  p la teaus  in  the  res i s tance  curves  a re  
analyzed  using  the  multi-layer  approximation  described  above. From t h i s  model 
t h e  c h a r a c t e r i s t i c  f e a t u r e s  of the  de te r iora t ion  curves  w i l l  be  de r ived ;  f i r s t  
t h e  d r o p l e t  s i z e  a s  a funct ion of temperature, then the t i m e  r equ i r ed  to  r each  
s teady s ta te  for  the  top  layer ,  and f i n a l l y  t h e  ra te  of de te r iora t ion  for  the  
bottom layer, the l a t t e r  being the most se r ious  mechanism which u l t imate ly  
leads .  to  open c i r c u i t s .  
" The Resis tance of a Discont_inuous Layer. -- To in te rpre t   the   exper imenta l   da ta  
on the resis tance changes in  the metal f i lm  as i t  breaks up we need t o  f i n d  
the  res i s tance  as a function of fractional coverage of the substrate.  
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Figure 24. Chromium-silver-chromium f i lm heated a t  350°C i n  a i r  + water vapor. 
(a)  Before  heating. The (da rk )   s i l i con   su r f ace  shows de fec t s  
caused by the  high  dropping. The ( l i g h t )  metal f i lm  i s  smooth; 
some surface  defects   are   blanketed.  R/Ro = 1. (b)  After 15 min. 
Many small droplets  (hemispheres, diam. N 1 pm) have  formed. The 
f i lm  i s  mottled. R/Ro = 0.91. (c) Af t e r  55 min. The d rop le t s  
have  coalesced.  Holes  have  appeared i n  the  f i lm. R/Ro = 1.87. 
(d) After 70 min.  The f i lm  i s  completely deter iorated and e lectr i -  
cally  discontinuous  although  unbroken areas remain.  Largest 
d rop le t s  - 6 pm i n  diam. R/Ro = w.. 
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Figure 25. Schematic  representation of the  contr ibut ions  to   the  con-  
ductance of the metal  layer of the bal led fract ion,  the 
uni form f rac t ion  in  equi l ibr ium wi th  the  drople t s ,  and 
the uniform bottom layer. 
Assume  a homogeneous conducting layer of uniform thickness on top of a 
conducting  substrate.  Assume t h a t  t h e  f i r s t  l a y e r  s t a r t s  t o  b r e a k  up simul- 
t aneous ly  a t  N s t a t i s t i c a l l y  d i s t r i b u t e d  s p o t s  p e r  u n i t  s u r f a c e  a r e a .  The 
creep veloci ty  with which the retreat ing edge of each hole moves i s  determined 
by the ra te  a t  which  the  atoms  diffuse away.  The distance which the edge has 
r e t r e a t e d  i s  t h e r e f o r e  l i n e a r  i n  t i m e :  
x = v t  (1) 
where v i s  the creep veloci ty  and t i s  t i m e .  The c reep  ve loc i ty  w i l l  be 
temperature-act ivated l ike the diffusion veloci ty  
v = v exp(-qE/kT) 
0 
where 
vo i s  a constant  
q i s  t h e  e l e c t r o n i c  c h a r g e  ( 1 . 6 ~ 1 0 - ~ '  Coulomb) 
k i s  Boltzmann's constant ( 1 . 3 8 ~ 1 0 - ~ ~  Joule/"K) 
T i s  the absolute temperature 
E i s  the  ac t iva t ion  energy  
For small t the overlap of holes  may be  disregarded. Then the  conductance u 
of the layer, disregarding conductivity changes with temperature, i s  pro- 
por t iona l  to  the  sur face  s t i l l  covered 
= [l - N J ~  ( ~ t ) ~ ]  
0 
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For NIT (v t )2  << 1 (small t )  t h e  r e s i s t a n c e  R i s  
R e Ro [ 1 + NIT (v t )  ] 2 ( 4 )  
R approaches inf ini ty  when NIT (v t )2  = 1. For a conducting layer on top  of  an 
in su la t ing  subs t r a t e  an  in t e r rup t ion  a t  any p a r t  of the layer makes the  re- 
s i s t a n c e  i n f i n i t e .  The p robab i l i t y  of such an in te r rupt ion  can  be  ca lcu la ted  
but w i l l  be neglected here.  
While  the f i r s t  c a s e ,  a conducting fi lm on a conduct ing substrate ,  appl ies  
t o  t h e  t o p  p a r t  of the metal film,  the  second  case, a conducting fi lm on an  
insu la t ing  subs t ra te ,  appl ies  to  the  bot tom par t  of the metal film. To der ive  
the act ivat ion energy for  surface migrat ion from resis tance versus  t i m e  
measurements such as shown in  F igures  15  and  16, ho r i zon ta l  l i nes  may be  drawn 
through the figures, giving the same r e l a t i v e  d e t e r i o r a t i o n  a t  various temper- 
a tu re s  a t  t he  in t e r sec t ions  wi th  the  cu rves .  Fo r  two d i f fe ren t  tempera tures ,  
then, 
R / R ~  = 1 + NIT (Vlt1)2 = 1 + ~ f i  (v t ) 2 2  (5) 
2 
or 
t l  exp(-qE/kT1) = t2 exp(-qE/kT2) 
From  Eq. (6) 
I n  t2/t l  
d k  (T2 - T1 ) 
E =  -1 -1 
From th i s  expres s ion  the  ac t iva t ion  ene rg ie s  in  Tab le  I1 have been derived. 
TABLE I1 
DERIVATION OF ACTIVATION ENERGIES 
The Pla teaus  in  the  Res is tance  versus  Time Curves. -- For the model  assumed 
above (Figure 24) the conductance may be obtained by add i t ion  of three items. 
For layer 1 ( the par t  of  the layer  that  bal ls)  the conductance i s  
al - a10 [ 1 - NII ( ~ , t ) ' ]  
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For l ayer  2 ( the  p a r t  of the layer that  remains spread) the conductance in 
s teady-s ta te  condi t ions  is ,  a s  w i l l  be shown l a t e r ,  
a2 =, c - exp(-qE/kT) ( 9 )  
For layer  3 (the bottom part  of the f i lm character ized by an activation energy 
for  c reep  of 0.9) the conductance is  
The r e su l t i ng  r e s i s t ance  is  
R =  1 u + a2 + u3 1 
When t = 0, Ro = 
R/Ro f o r  two different  temperatures  i s  shown in Figure 26. 
1 
'10 " '2 -k '30 . The appearance of t he   r e l a t ive   r e s i s t ance  
I 
I 
I 
I 
I 
I I 
Figure 26. General  appearance of t h e  r e s i s t a n c e  a t  two d i f f e r e n t  
temperatures,   predicted from Eq. (11). 
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I f  v2 << VI, then for  medium 1, a f t e r  it has  de te r iora ted  
a1 = 0 
a3 w a 30 
1 
'2 + '30 
R x  
From  Eq. ( l 2 ) ,  a2 and  a30 may be determined by f i t t i n g  t o  e x p e r i m e n t a l  d a t a  on 
R f o r  two d i f f e r e n t  temperatures. 
I f  t = 0, then 
R =  
1 
u + a + a30 10 2 
From  Eq. (13), a10 may be  determined  by f i t t i n g  t o  t h e  e x p e r i m e n t a l  d a t a  a t  
different   temperatures .  From the  data   in   Figure  15  the  values   in   Table  111 
have  been ca lcu la ted .  Below  425°C the  da ta  a re  not  very  accura te  as the  con- 
d i t i o n  t h a t  t be small (or  a3 constant)  i s  n o t  f u l f i l l e d .  However, i n   gene ra l ,  
the f i t  i s  good. 
TABLE 111 
RELATIVE CONDUCTANCE AT VARIOUS TEMPERATURES 
Temperature 
(" C) 
500 
47 5 
450 
425 
40 0 
350 
U 10 
10 2 30 u +u +a 
0.084 
0.206 
0.324 
0.410 
0.485 
0.693 
a 30 
10 2 30 u +u +a 
0.282 
0.282 
0.282 
0.282 
0.282 
0.282 
02 
u +a +a 10 2 30 
0.634 
0.513 
0.393 
0.308 
0.234 
0.125 
The Droplet  Size in  the Deter iorated F i lm.  - -  We w i l l  assume tha t  i n  the  
ba l l ing  process  w e  may t rea t  t h e  s i l v e r  a s  a liquid even though the t i m e  s ca l e  
i s  very much longer than for most ordinary l iquids .  
When a p a r t i c l e  i s  "swallowed up" by a spher ica l  d rople t  the  sur face  of 
the  drople t  increases .  The increase of the  surface  energy, E, f o r  one u n i t  
i nc rease  in  su r face  area i s 7  
where T i s  the absolute temperature and 7 i s  the surface tension given by8 
Y = Yo (1 - LyW2 
TC 
where Tc i s  the  c r i t i ca l  t empera tu re  of . the l iquid and yo i s  the surface 
t e n s i o n  a t  0°K. 
When a p a r t i c l e  of  volume V i s  "swallowed up" by a spherical  drop of 
radius  ro i t  grows t o  a new radius  r s a t i s f y i n g  
- a r 3 + v = - n r  4 4 3  
3 0  3 
The corresponding change in surface, AS, i s  obtained from 
AS = 4 n(r2 - r 2 
0 (17 1 
With V << rO3 Eq. (17) may be expanded i n  a s e r i e s  and  combined with Eq. (17) 
t o  g i v e  
AS w - V 2 r  
0 
Then the change in  sur face  energy  for  each  par t ic le  en ter ing  (or  leav ing)  
the droplets  i s  
aE = EAS (19) 
This energy may be thought of a s  an  ac t iva t ion  ene rgy .  In  s t eady  s t a t e  
i t  must  be equal   to   the  act ivat ion  energy  for   surface  diffusion.  From 
E q s .  (14), (15), and  (18) 
Equation  (20)  relates  the  radius of the  droplet   to   the  temperature .  From 
inspec t ion  of f i l m s  t r ea t ed  a t  d i f f e ren t  t empera tu res ,  a s  i n  F igu re  1 7 ,  the 
mean s i z e  of t he  d rop le t s  a t  a given temperature may be es t imated .  I f  the  
rad ius  i s  r1 a f t e r  s t eady- s t a t e  cond i t ions  have been reached a t  t h e  tempera- 
ture '  TI, and 1-2 a t  the  tempera ture  T2, we  have by i n s e r t i o n  i n  Eq. (20) 
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Dividing Eq. (21) wi th  Eq. (22) g ives  
2 [(l - y 2  + 1 . 2  T (1 - .,> 3 = [(1 - .,> + 1 . 2  -(1 - .,) ] r r T1 T1 0.2 T2 1 .2  T2 1 C TC T2 0.2 
(23) 
From  Eq. (23) Tc may be  solved.  Subsequently, from Eq. (23)  the  size  of  the 
d rop le t s  a t  any temperature may be determined. From measurement on Figure 18, 
R450 = 2.0 pm 
R500 = 1.6 pm 
Then from Eq .  (23) 
Tc = 800°K (527°C) 
A f t e r  i n s e r t i o n  i n  Eq. (23)  the droplet  s izes  in  Table  I V  were calculated.  
TABLE I V  
DIAMETERS OF DROPLETS AT VARIOUS TEMPERATURES 
Temperature 
(" C) 
500 
475 
450 
425 
400 
350 
100 
Diameter 
of 
hemisphere 
(elm) 
1.6* 
1.82 
2,0* 
2.06 
2.14 
2.26 
2.56 
Phase 2 
Time t o  
s t e a d y  s t a t e  
(minutes) 
5.7 
10.6 
30* 
63 
194 
1600 
3 x 109 
Phase 3 
T i m e  t o  10% 
d e t e r i o r a t i o n  
(minutes) 
39.8 
28.4 
28.4 
33.6 
45* 
3 x 106 
103 
* 
Experimental values used to  ca l cu la t e  o the r  va lues .  
38 
The Time t o  Reach Steady-State Conditions. -- Once t h e  d r o p l e t  s i z e  i n  t h e  
s teady state is knoyn, i t  is  poss ib le  to  der ive  the  t ime to  reach  s teady-s ta te  
condi t ions from the known d i f f u s i o n  r a t e  of s i l v e r .  The t i m e  t i  r equ i r ed  to  
t ranspor t  the  conten t  of  a sphere of rad ius  r1 a t  the temperature T i ,  when the 
ac t iva t ion  energy  for  d i f fus ion  i s  E, i s  obtained from 
4 sc r13 = C . t  exp 3 1 1  (-e) 
where C1 i s  a constant  
- 4 sc r = C l t 2  exp (- kT2 ) 3 qE 3 2  
Divis ion of Eq. (24) wi th  E q .  (25) gives  
With E = 1.4 e V  and using the best  value from Figure 15, tL5n = 30 minutes, 
the values in Table I V  have been calculated from Eq.  ( 2 6 ) .  O f  p a r t i c u l a r  
i n t e r e s t  is the time at  operating temperature,  say 100°C, which i s  now  many 
years.  
I” 
Deter iora t ion  of the Bottom Layer. -- The f i n a l  p a r t  of the resistance versus 
time curves w i l l  now be analyzed when the resis tance approaches inf ini ty  as  
the holes  in  the f i l m  en large  unt i l  the  f i l m  becomes discontinuous. The 
reason why the f i l m  re t rac ts ,  l eav ing  the  sur face  bare ,  in  sp i te  of the escape 
mechanism  assumed above f o r  s i l v e r  atoms leaving  the  ba l l s ,  i s  not  c lear .  It 
i s  bel ieved that  oxidat ion of the underlying chromium i s  involved, the chromium 
oxide offering much l e s s  adhes ion  to  the  s i l ve r  atoms than  meta l l ic  chromium. 
I f  the f i l m  t h r o u g h  s t a t i s t i c a l  v a r i a t i o n s  would temporarily become very thin 
a t  one spot ,  the resul t ing oxidat ion would then leave i t  permanently bare. 
From th is  spot  the  f i l m  would r e t r a c t  a s  f a s t  a s  t h e  s i l v e r  atoms  would d i f fuse  
away. 
Trea t ing  the  re t rac t ion  of the edge l ike a problem of viscous flow, 
analogous to  the  e longat ion  of  a b a r  when a s t r e s s  i s  applied,  w e  may write 
x = - t  S 
tl 
where s i s  the  s t r e s s  app l i ed  and q i s  the  v iscos i ty  coef f ic ien t .  
a p p l i e d  i n  t h i s  c a s e  i s  the surface tension 
The v i s c o s i t y  c o e f f i c i e n t  
where E i s  the  ac t iva t ion  
s = Y o  (1 - 
C 
i s  
0 
energy for creep. 
(27) 
The s t r e s s  
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Differen t ia t ion  of  Eq. (27) gives  
. .. 
I 
This  function i s  p lo t t ed   i n   F igu re  27. This funct ion i s  zero a t  T = 0 because 
the atoms do not  have enough energy t o  move. It i s  a l s o  z e r o  a t  T = Tc 
\ 
\ 
\ 
\ (I") 
T 1.2 
\ Tc 
\ 
\ 
TEMPERATURE 
Figure 27. The r a t e  of r e t r a c t i o n  of the  metal layer versus  temper- 
a tu re .  The dashed l ines   represent   sur face   t ens ion  and 
the inverse of the  v iscos i ty  coef f ic ien t .  
because  the  surface  tension  vanishes.  A t  an  intermediate  temperature  the 
function has a maximum. Turning now to Figure 16 we f i n d  t h a t  a t  350°C the  
d e t e r i o r a t i o n  r a t e  i s  very small .  In  the vicini ty  of 400°C the  de te r iora t ion  
r a t e  i s  highest  and as the temperature i s  fur ther  increased  the  de te r iora t ion ,  
rate agai.n becomes lower. 
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I n s e r t i n g  E = 0.88 e V  and Tc = 800°K i n t o  Eq. (30) , we obtain the maximum 
p o i n t  a t  T = 460°C.. This i s  somewhat high as the maximum degradation rate i n  
Figure 16 seems t o  be c lose  to  400°C. 
Using Eq. (30)  and in se r t ing  one experimental point from Figure 16, t h a t  
of 10% increase  i n  r e s i s t ance  of the metal  layer a t  400°C a t  45 minutes, the 
corresponding values a t  other temperatures have been derived and a r e  shown i n  
Table I V .  The calculated t imes show a minimum a t  about 460°C. 
Of p a r t i c u l a r  i n t e r e s t  i s  the  f ac t  that a t  350°C the  de te r iora t ion  should  
s t a r t  a t - a b o u t  103 min. while  in  Figure 16 i t  s t a r t s  a f t e r  more than an order 
of magnitude  longer  time. The r eason  fo r  t h i s  i s  that the top layer ,  with a 
h igher  ac t iva t ion  energy ,  does  not  de te r iora te  unt i l  a t  about  1600 min. which 
is the correct  order  of magnitude  and therefore  provides  a pro tec t ion  in-  
hibi t ing the bot tom layer  degradat ion.  Extrapolated to  100°C the  de t e r io ra t ion  
time has been increased from 3 x l o 6  min. (e 5 years )  to  about  5000 years.  
The drople t  s izes  a t  low temperatures, e.g., 350°C in water vapor,  were 
frequent ly  considerably larger .  This  appeared to  be caused by  two or more 
droplets  coalescing,  induced by the  bot tom layer  re t rac t ion .  In  th i s  case ,  
the shape of the  drople t s  was not hemispherical b u t  showed two or more prongs. 
Disregarding such droplets,  the average diameters of the droplets  were  de- 
termined from micrographs  and a r e  shown i n  Table I V .  This i s  strong evidence 
that  the overlay of chromium provides a good pro tec t ion  of t he  s i l ve r  l aye r  
below about 400°C. 
Another piece of evidence i s  the manner i n  which the (bottom) silver 
l a y e r  r e t r a c t s  from the surface of t he  s i l i con  a t  d i f f e ren t  t empera tu res .  A t  
h igh temperature ,  e .g . ,  500"C,the retract ion s tar ts  a t  many places,  inde- 
pendent of the  locat ion of the  droplets .  A t  low temperature,  e.g., 35OoC, the 
r e t r a c t i o n  always s t a r t s  around  the  droplets.  In  terms of the model presented 
t h i s  i s  understandable  as  a t  low temperature the droplets should grow large,  
and l i t t l e  s i l v e r  should be thermally  emitted from the  droplets .   In   the growing 
s tage,  therefore ,  the area around a droplet should be depleted of s i l v e r ,  
a l lowing  the  re t rac t ion  mechanism t o  s t a r t .  
This means a l s o  t h a t  a t  low temperature ,  the s teady-state  s i tuat ion may 
never be reached, and y e t  c o n s i d e r a b l e  d e t e r i o r a t i o n  c o u l d  s t a r t  a t  l o c a l  weak 
points .  For  example, p inholes  in  the  s i lver  layer  could  be expec ted  to  s t a r t  
re t ract ion.   Occasional ly   such  holes  have  been  observed. An example i s  shown 
in   F igure   28(a) .   S imi la r ly ,   the  edge of the  metal   contact   should  ini t ia te  
r e t r ac t ion .  The edge of a s t r i p  heated a t  450°C i n  a i r  f o r  145  minutes i s  
shown in Figure 28(b) .  It should be  compared with the edge in Figure 24. 
A fu r the r  check of the  ac t iva t ion  energ ies  i s  provided by a comparison 
of the  degradation  rates  during  phases 1 and 3 .  It appears  from  Figure  16 
that  the degradat ion rates a t  about 400°C are  equal .  
Then f o r  Dhase 1 
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Figure 28. (a) Hole in   f i lm  en larged   th rough  re t rac t ion ,   p robably  
caused by oxidat ion proceeding from the ini t ia l  hole .  
Chromium-silver-chromium s t r i p  h e a t e d  a t  475°C f o r  25-  
minutes i n  a i r .  (b) Edge of s t r i p   h e a t e d   t o  450" fo r  
145 minutes i n  a i r .  
and for phase 3 
v400 = v o (1 - +-Jo2 exp (- 2) (32) 
S e t t i n g  Eqs. (31) and (32) equal   gives  
E3 - El = 0.53 e V  
which i s  the difference expected from ear l ie r  der iva t ions  wi th in  each  phase .  
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CONCLUSIONS 
An integrated word-driver  c i rcui t  for  laminated ferr i te  memories using 64 
MOS f i e ld -e f f ec t  t r ans i s to r s  has  been  developed. Each t r a n s i s t o r  i s  capable 
of 100-m4 cur ren t  pu lses  wi th  a dra in  vol tage  of 4 V and the gate pulsed from 
-2 t o  +2 V. With  100-nsec  rise-time on the gate,  the rise-time on the  dra in  
dr iv ing  a Phase I1 f e r r i t e 9  was 160 nsec, which i s  compatible with memory 
operation. 
The fabrication technology has been developed to the point where a com- 
plete d r ive r  s t r i p  wi th  a l l  64 u n i t s  good has been obtained. Counting half- 
s t r i p s ,  a 30% y ie ld  of s t r i p s  w i t h  32 consecutive good u n i t s  has been obtained 
on t h e  l a s t  20 s t r i p s .  
The uniformity of e l e c t r i c a l  c h a r a c t e r i s t i c s  from t r a n s i s t o r  t o  t r a n s i s t o r ,  
and  from s t r i p  t o  s t r i p ,  has  been  very good. The dra in  cur ren t  a t  f ixed  
vol tages  has  var ied typical ly  between _+ 15% f o r  t h e  e n t i r e  s t r i p .  
The most p reva len t  f a i lu re  mechanisms  have been ga te  sho r t  c i r cu i t s ,  i n  
ear l ie r  un i t s  th rough the  s i l i con  d ioxide  c rossovers  and in  l a t e r  un i t s  t h rough  
the thermal si l icon dioxide.  The next most preva len t  fa i lure  mechanism has 
been ser ies  res i s tance  in  the  source  dra in  contac ts ,  poss ib ly  caused  by in -  
s u f f i c i e n t  removal of oxide. The dominance  of these two f a i l u r e  mechanisms 
suggests that  high yield could be reached i f  these are  e l iminated.  
The s t r i p s  have been mounted i n  p l a s t i c  frames with leads on 0.010-inch 
centers .  The mounting i s  done by a solder-reflow technique which  has  been 
developed t o  the  point  of approaching 100% yield.  Preliminary  experiments 
with a p l a s t i c  package encompassing the frame have been carr ied out .  
To f i t  the solder reflow technique for connections a chromium-silver 
source-drain contact method has been worked out encompassing a chromium- 
s i l icon  d ioxide  over lay  to  reduce  s i lver  migra t ion  dur ing  l i fe .  The behavior 
of the  s i lver  layer  under  acce lera ted  l i fe  tests has  been  investigated. It 
has been  found that  the overlay increases  the act ivat ion energy for  surface 
migration from 0.9 e V  t o  more than 1.4 eV. On the  bas i s  of these  acce lera ted  
l i f e  tests a mean l i f e   i n  a i r  a t  100°C of about 100 years has been extrapolated. 
However, o p e r a t i n g  l i f e  tests, above those offered by prel iminary tes ts ,  have, 
y e t  t o  be made. 
A sil icon dioxide crossover technique using thermal decomposition of 
s i lane has  been pe r fec t ed  to  the  po in t  of very low pinhole  frequency. However, 
fur ther  s tudy of the nature  of pinholes  in  this  oxide may be p r o f i t a b l e  i f  
more complex c i r cu i t s  o r  h ighe r  y i e lds  a re  des i r ed .  
A f i r s t  tes t  encompassing a word-driver strip manually connected to, and 
dr iv ing  a Phase I ferr i te  laminate ,3  has  been  run. The t e s t  gave  encouraging 
results  about  the  performance of t he  d r ive r  t r ans i s to r s .  The sense  s ignals  
were a l l  b ipolar  and had a magnitude of about 1 mV. 
43 
.. .- .. .-. - . ... .. - - ....  ~. 
However,  some t rans is tors  deve loped  ga te  shor t -c i rcu i t s  dur ing  use ,  
probably  caused by weak oxide  insu la t ion .  In  the  fu ture ,  e lec t r ica l  stress 
t e s t i n g  of the  t rans is tors  before  they  a re  connec ted  in  the  sys tem i s  contem- 
plated.  The remaining  t ransis tors   withstood  read-wri te   cycl ing  for   about  100 
hours  without  change. A more advanced  system's tes t  wi th  word-dr iver ,  d ig i t -  
driver,   decoder,  and  decoder-loads, and l ine terminat ions connected to  the 
f e r r i t e  frame i s  now being planned. 
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RECOMMENDATIONS 
Based  on  the work done  under  this  contract  the  following  further  steps 
are  recommended  to  provide  feedback  on  the  systems  performance  of  the  laminated 
ferrite  memory  and  to  further  increase  the  performance  of MOS ield-effect 
transistor  circuits. 
1. Follow  up  a  system's  test  encompassing  all  the  drive  circuitry, viz.:
word-driver,  digit-driver,  decoder,  decoder-loads,  line  termination  circuits, 
and  ferrite  memory  arrays. 
2. Develop  further  refinements  of  the  technology of the  field-effect 
transistors,  particularly  eliminating  the  gate  short-circuits  and  the  source- 
drain  series  resistance.  Study  the  nature  of  pinholes  in  deposited  silicon 
dioxide s o  that  more  complex  circuits  with  multiple  crossovers  can  be  fabri- 
ca ted. 
3.  Complete  all  driver  circuits,  word-driver,  digit-driver,  word-decoder, 
decoder-loads,  and  line  terminations,  with  a  reasonable  yield. 
4. Develop  a  more  advanced  package  based  on  a  glass-metal  frame  offering 
superior  rigidity with less  strain  from  thermal  mismatch  than  the  plastic 
package,  and  allowing  a  temperature  at  least  220°C  for  circuit  passivation  and 
accelerated  life  tests. 
5. Carry  out  operating  life  tests  with  driver  strips  passivated  by  the 
new  chromium-silicon  dioxide  overlay  technique,  mounted  in  glass  frames,  and 
incorporating  the  new  clean  technology  fabrication  for  increased  stability  of 
transistor  characteristics. 
6 .  A s  the  technology of silicon  nitride  becomes  better  developed,  make  a 
renewed  attempt  to  incorporate  it  as  an  active  gate  insulator,  and  possibly 
also  as  a  crossover  insulator. 
7. Evaluate  the  solder  reflow  technique  for  connections,  and  compare  it 
with the  thermal  compression  bonding  technique  and  the  ultrasonic  bonding 
technique.  Investigate  particularly  the  possibility  of  making  simultaneous 
connections  in  batch-processing  fashion.  Evaluate  quantitatively  the  main 
advantages  of  the  technique,  such  as  very  low  thermal  and  mechanical  stress. 
8. Investigate  silicon-on-sapphire  as  a  material  for  the  word-driver 
circuit.  Evaluate  the  increase  in  speed  obtained  by  the  reduction of the 
source  capacitance  and  the  increase  in  speed  in  the  decoding-word  driving 
chain  of  transistors. 
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APPENDIX A 
DRIVER STRIP FABRICATION  PROCEDURE 
F u r t h e r  d e t a i l s  o f  the  d i f fe ren t  s teps  are given under separate headings 
below. 
FABRICATION PROCEDURE 
1. 
2. 
3. 
4. 
5. 
6. 
7.  
8. 
9. 
10. 
11. 
12 .  
13. 
14. 
15. 
16. 
17 .  
18. 
19. 
20. 
MATERIAL 
Clean wafer (see below). 
Grow ox ide  in  steam a t  1150°C f o r  45 minutes. 
Apply KPR photoresist  (see below). 
Etch  wafer  in  buf fer  e tch .  
Remove  KPR. 
Clean  wafer. 
Grow oxide  in  steam a t  1150°C f o r  30 minutes. 
Define source-drain pat tern with KPR. 
Repeat steps 4 through 6. 
Diffuse source-drain a t  1050°C using phosphorus oxychloride (POC1 ) 
i n  oxygen ambient. 
a. 100% 02 flow  over POcl3 f o r  7 minutes. 
b. 30% 02 flow  through  furnace  bypassing POCl3 for  18  minutes.  
Repeat s t eps  3 through 6. 
Apply gate oxide.  
a. Dry 02 a t  1050°C f o r  15  minutes. 
b. A t e t r a e t h y l  o r t h o s i l i c a t e  and trimethyl  phosphate  mixture i s  
3 
cracked a t  730°C in an argon ambient  to  form a Si02 layer.  Total  
depos i t ion  t i m e  i s  2-114 minutes. 
c. Dry 02 a t  1050°C f o r  7 minutes  to  densify deposi ted SiO2. 
Anneal i n  Hz a t  500°C f o r  15 minutes. 
Evaporate aluminum fo r  ga t e .  
Apply KPR photoresist ,  expose and e t c h  unwanted aluminum. 
Apply low-temperature silicon dioxide through metal mask for  c ross -  
over insulation. 
Evaporate chromium and si lver from separa te  sources  for  source  and 
drain.  
a. Chromium f o r  30 seconds,  corresponding  to 200 8. 
b. Chromium and s i l v e r  f o r  30 seconds,  corresponding  to 800 8. 
c. S i l v e r  f o r  2 minutes,  corresponding  to 2400 8. 
Apply KPR photoresist, expose, etch, and remove KPR. 
Test wafer. 
Scr ibe and dice.  
The s i l i con  wafe r s  are e p i t a x i a l  p on p” material. The p-type region i s  
6 t o  10 hl-cm; the p+ type region i s  0.007 n-cm material. The wafers are I in .  
t o  1-118 in .  in  d iameter  and  from 6 t o  10 m i l s  th ick;  they are or iented on the 
(100) p l a n e  t o  f a c i l i t a t e  d i c i n g .  
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CLEANING PROCEDURE 
Step 1. Wafer i s  placed i n  a beaker with a 1 0  p a r t  d i s t i l l e d  water t o  1 
p a r t  HF solution and allowed to stand for 5 minutes a t  room 
temperature. 
Step 2. The s o l u t i o n  i s  decanted  and  the  wafer i s  r insed 2 o r  3 times 
w i t h   d i s t i l l e d  water. 
S t e p  3 .  The next  solut ion i s  4 p a r t s  d i s t i l l e d  water, 1 p a r t  ammonium 
hydroxide,  and 1 part   unstabil ized  hydrogen  peroxide.  The 
so lu t ion  i s  heated to  boi l ing for  5 minutes. 
Step 4.  Repeat  Step 2. 
S t e p  5. The next  solut ion i s  4 p a r t s  d i s t i l l e d  water, 1 part  hydrochloric 
acid,  and 1 part   unstabil ized  hydrogen  peroxide.  The so lu t ion  
i s  heated t o  b o i l i n g  f o r  5 minutes. 
Step 6. Repeat  Step 2. 
S t e p  7 .  The f i n a l  s o l u t i o n  i s  d i s t i l l e d  w a t e r  t h a t  i s  heated for  5 
minutes and then decanted; the beaker and wafer are boiled dry. 
Note:  Step 1 i s  used  only when s t a r t i n g  new wafers. A l l  o the r  times 
the cleaning procedure s tar ts  from Step 2. 
KPR PROCEDURE 
1. Wafer i s  spin-coated with KPR and prebaked a t  75°C f o r  5 minutes. 
2 .  The wafer i s  exposed  through  the  proper mask using a high-intensi ty  
mercury arc lamp f o r  3 minutes. 
3 .  Developed fo r  4 minutes. 
4 .  Post-baked a t  120°C f o r  5 minutes. 
ETCHING PROCEDURE 
1. The wafer i s  placed  in  a b u f f e r  e t c h  t o  remove (a )   spec i f ic  areas of 
2. KPR i s  removed using a 1 part  hydrogen  peroxide  and 1 p a r t  s u l f u r i c  
3 .  When the wafer has a meta l l ized  pa t te rn  then  5-100 i s  used t o  remove 
oxide  or  (b)  the metal p a t t e r n ,   i f  any. 
ac id  so lu t ion  when no metal i s  on the wafer. 
KPR (a commercial solvent) .  
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APPENDIX B 
LOW-TEMPERATURE  DEPOSITION OF SILICON DIOXIDE FROM SILANE 
The low-temperature deposit ion of si l icon dioxide i s  achieved using the 
oxida t ion  reac t ion  of s i l a n e  i n  oxygen 
SiH4 (g) + 2 O2 (g) = S i 0 2  (s) + 2 H 2 0  (g) 
The apparatus used for the deposit ion i s  shown in  F igu re  18. The wafers are 
placed on a ro ta t ing  hea ted  pedes ta l .  The oxygen  and the  s i l ane  ( the  l a t t e r  
d i l u t e d  i n  n i t r o g e n )  are metered out into the Pyrex reaction chamber through 
sepa ra t e  l i nes .  
Although reaction can occur a t  wafer temperatures as low a s  200°C, 
temperatures of 320 t o  330°C were used t o  produce a uniform film. 
The gas flows a t  s t anda rd  cond i t ions  were as  fol lows 
N2 2200 cc/min 
60 cc/min 
3% S i H  i n  N2 4 230 cc/min 
O2 
The thickness of t he  f i lm  w a s  monitored during growth by 
in  in t e r f e rence  co lo r .  Most f i lms grown were of  the  order  of 
Under ce r t a in  depos i t i on  cond i t ions ,  pa r t i cu la r ly  low temperature and 
excess  s i lane ,  the  s i l i con  d ioxide  par t ic les  grow qu i t e  l a rge  and se t t l e  on 
the  sur face  as  a grainy layer ,  c lear ly  vis ible  under  the microscope (200 X). 
I f  t h e  l a r g e r  p a r t i c l e s  are small enough (< 1 u )  the  layer  may s t i l l  be 
continuous and show  a p inhole  dens i ty  not  too  d i f fe ren t  from t h a t  of smoother 
layers .  However, i f  a l a r g e  p a r t i c l e  se t t les  on the surface i t  may not  be 
bound s u f f i c i e n t l y  wel l  by the oxide but may be flushed off by the gas or by 
the  e t ch  and r i n s e .  I n  i t s  place remains a thin region which natural ly  shows 
an excess pinhole density.  Such spots  have a c o l o r  d i f f e r e n t  from the  su r -  
rounding area. 
The standard deposit ion procedure i s  as follows: 
1. 
2. 
3 .  
4. 
5. 
6. 
7 .  
8. 
The pedestal  i s  heated t o  320-330°C. 
Nitrogen i s  turned ON. 
Wafers  a re  p laced  in  reac tor .  
After  5 minutes  s i lane is  turned ON. 
After another 30 seconds the oxygen i s  turned ON. 
When the oxide has reached desired thickness,  the si lane i s  turned 
OFT. Depos i t ion   ra te  i s  about 800 g/minute. 
After  one minute, wafer can be removed from reac to r .  
S i lane  l ines  a re  f lushed  wi th  pure  n i t rogen  and a l l  gases are turned 
OFF. 
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APPENDIX C 
TEST VEHICLE OPERATION 
by 
A .  D .  Robbi  and J .  W. Tuska 
A .  Introduct ion 
This appendix summarizes the operation of a t e s t  veh ic l e  combining a type  
47* f e r r i t e  l a m i n a t e  memory plane with 256 x 100 crossovers on 10-mil centers 
and a simulated MOS t r a n s i s t o r  s w i t c h  s t r i p .  The s imula ted  swi tch  s t r ip  cons is t s  
of' s ixteen 10-lead sockets ,  par t ia l ly  populated with encapsulated MOS switch 
t r a n s i s t o r s .  The t rans is tors   used  a re  sec t ions  (4 dra in   contac ts ,  4 g a t e  con- 
t ac t s ,  common source,  and subs t r a t e )  of t he  64-switch s t r i p  u n i t s  developed 
under  the contract .  
B.  Word Driver   Transis tors  
The completely integrated word d r i v e r  s t r i p  encompassing 64 t r a n s i s t o r s  
descr ibed  in  the  main p a r t  of t h e  r e p o r t ,  and on which preliminary system tes t s  
were made, r a n  i n t o  l i f e  problems a t  the terminat ion of the contract  per iod.  
The p l a s t i c  frame used for mounting the strip contains a hardener ,  an  a l ipha t ic  
amine, which over the course of t h r e e  months reac ted  wi th  the  s i l i con  d ioxide  
of the gate  insulat ion,  lowering the gate  breakdown vol tage  from  about 60 V 
to  about  1 0  V .  The r eac t ion  i s  speeded  up when the  mounted s t r i p s  are s tored 
in  c losed boxes,  as  rout inely done,  and retarded when t h e  s t r i p s  a re  o u t  i n  
t h e  open to  permit  system test ing.  
For th i s  r eason  unmounted s t r i p s  were cu t  in  p ieces ,  wi th  each  p iece  
encompassing  four   dr iver   t ransis tors .  Each quadruple is mounted i n  a TO-5 
can  with  ten  leads.  The  mounting is  shown in  Figure 29. S i n g l e   t r a n s i s t o r s  
l o s t  i n  t h e  c u t t i n g  and  mounting process  or  dur ing  the  tes t ing  a re  discon- 
nected by phys ica l ly  removing t h e  g a t e  and drain leads on the can (pin chart  
shown in  F igu re  2 9 ) .  
A s  t h e  s t r i p s  were s tored for  about  nine months in  a dry box p r i o r  t o  
encapsulat ion and the encapsulation procedure is no t  op t imized ,  t he  l i f e  of 
the encapsulated uni ts  is uncertain.  A l l  t r a n s i s t o r s  were t e s t ed  on a curve- 
t racer .  Those  passing  the tes t  spec i f ica t ions  g iven  below are used f o r  t h e  
sys  tern. 
Current-Voltage Characterist ics 
T e s t  Conditions: With source  grounded and subs t r a t e  a t  -9 V ,  t h e  d r a i n  is 
swept t o  +4 V wi th  the  ga te  s tepped  from 0 t o  +4 and t o  -4 V i n  1 - v o l t  s t e p s .  
*Developed  under Contract NASw-979, Phase 11. 
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GATE -SWITCH 3 GATE-SWITCH 2 
GATE - SWITCH 4 ATE  -SWITCH I 
COMMON SOURCE 
DRAIN-SWITCH 4 DRAIN-  SWITCH I 
DRAIN-SWITCH 3 DRAIN SWITCH 2 
Figure 29. Bottom  view of the MOS t r a n s i s t o r  word switch. 
Acceptance Specifications: A t  VD = 4 V,  VG = 2 v, vsub = -9 v, I,, = 85-125 d. 
A t  VD = 4 V, VG = - 3  V, vsub = - 9  V, ID 5 0.050 mA. 
Gate Breakdown 
Test  Conditions:  With  source  grounded  the  gate i s  biased to  -20 V. 
Acceptance  Specifications: IG 5 0.025 mA. 
Diode Breakdown 
Test  Conditions:  With  substrate  grounded  the  drain and source  a re  b iased  to  
-13 V. 
Acceptance Specifications: ID + Is 5 0.050 mA. 
C. Test  Vehicle 
The t e s t  veh ic l e  cons i s t s  of  a type 47 fe r r i te  lamina ted  conta in ing  
256 x 100 crossovers,  with 64 word lines connected via an etched circuit  board 
t o  an array of 1 6  sockets .  This  fac i l i t a tes  the  connec t ion  of up t o  64 MOS 
t r a n s i s t o r  word switches. The 100 d ig i t  l i nes  a re  access ib l e  v i a  an  e t ched  
fan pattern board (with the exceptions of l i n e s  8  and 94 which are open). The 
physical  locat ion of the laminate, MOS t rans is tor  swi tches  and connectors, and 
the  iden t i f i ca t ion  of spec i f i c  word and d i g i t  l i n e s  a r e  shown in  F igure  30. 
* 
The individual  MOS t r a n s i s t o r  word switch gates,  plus the common subs t r a t e  
and source connections are accessed from two 38-pin plugs (Mating Connector 
Amphenol "Micro-Min" 74-104). The locat ions of these  connections  are shown i n  
Figure 31. 
* 
Developed  under Contract NASw-979, Phase 11. 
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Figure 30. Top view of the MOS transistor ferrite  laminate  system. 
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Figure 31. Bottom  view of the circuit connection locations. 
Connectors: Amphenol "Micro-min" 74-103. 
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D. Operating  Conditions 
Figure 32 shows the connect ions for  the bias  suppl ies  and the pulse  
genera tors  for  opera t ing  the  MOS t r a n s i s t o r  s w i t c h  f e r r i t e  l a m i n a t e  t es t  vehi- 
cle.  The MOS t r a n s i s t o r  word switches are held nonconducting by a negative 
g a t e  b i a s  a p p l i e d  t o  t h e  MOS gate through a 10-kfl r e s i s t o r .  I n  cases of ga te  
leakage  or  fa i lure ,  the  res i s tor  func t ions  as a cur ren t  limiter and f a c i l i -  
tates the  iden t i f i ca t ion  of  the faul ty  gate .  Select ion of  an individual  MOS 
switch i s  by app l i ca t ion  of a posit ive pulse of amplitude 10 V above the 8 - V  
negative  bias.   Implementation  of  the  gate  selection  switch,  shown i n  
Figure 3 2 ,  for  the  tests described below have been both a rotary mechanical 
switch and an  e lec t ronica l ly  dr iven  reed  re lay  tree. 
The 0.2-msec risetime of  the gate  pulse  controls  the word READ cur ren t  
risetime, and t h e  f a l l  t i m e  of  the gate  pulse  controls  the fal l  t ime of the 
word WRITE current.   Figure 33 i l l u s t r a t e s  t he  t iming  and vol tage  leve ls  of 
the gate  and READ and WRITE vol tages  appl ied  to  the  MOS t r ans i s to r  swi t ches .  
The vol tage  leve ls  shown in  the  upper  t race  of t h i s  f i g u r e  (READ-WRITE vol tage 
a t  common source - no switches conducting) should not be exceeded by  more than 
20% t o  prevent unwanted conduct ion in  the case of the negative READ vol tage or  
t r a n s i s t o r  breakdown i n  t h e  c a s e  of the posit ive WRITE voltage.  The -8 v o l t  
l eve l  fo r  t he  ga t e  "o f f "  s t a t e  as shown i n  t h e  lower t r ace  i s  ample to  ma in ta in  
the  nonconducting  status  of  the  switches  for  the  source  voltages shown. The 
gate pulse amplitude controls primarily the amplitude of the positive WRITE 
cur ren t .  The READ current  amplitude i s  cont ro l led  by adjustment of the  nega- 
t i ve  vo l t age  l eve l  of the generator.  
The center  t race  of Figure 34 shows the  typ ica l  source  cur ren t  resu l t ing  
from the conduction of a s ing le  MOS switch under  the vol tage level  condi t ions 
previously  discussed. The lower  trace shows the  capaci t ive  charging  currents  
r e s u l t i n g  from the  appl ica t ion  of the generator voltages without switch con- 
duction. Thus, the  cur ren ts  ac tua l ly  de l ivered  to  a se lec ted  memory word a re  
the  differences  between  those two t races .  A s ign i f i can t  depa r tu re  from the 
waveforms shown i s  genera l ly  ind ica t ive  of a f a u l t y  MOS switch. The most 
l i k e l y  f a i l u r e  i s  spurious  conduction  due  to a leaky  gate.  This  type of f a u l t  
can be corrected by cut t ing (at  the t ransis tor  header)  the gate  and dra in  p ins  
of  the  faulty  switch.   Failure  of  the  source-to-substrate  diodes  requires re- 
moval of  the ent i re  can.  
For memory operation, D I G I T  cur ren ts  over lap  in  t ime the  WRITE cur ren t  as  
indicated in  the upper  trace of Figure 3 4 .  The d i g i t  c u r r e n t  i s  held constant  
a t  16 mA f o r  a l l  the  da ta  to  fo l low.  The f u l l  t es t  program  of memory cur ren ts  
for-one-crossover-per-bi t  operat ion i s  shown in  F igu re  3 5 .  READ and WRITE 
currents always occur as p a i r s  as shown in  F igu re  3 4 .  The program y ie lds  
output signals which are d i s tu rbed  bo th  p r io r  t o  and a f t e r  w r i t i n g .  The da ta  
to follow are t aken  wi th  th i s  program. 
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Figure 32. System  connections  and  circuit. 
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Figure 3 3 .  Switch  voltages. 
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Figure 34.  Memory currents. 
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Figure 35. Pulse  program  for  bipolar  digit,   one-crossover-per-bit  operation. 
E. System  Performance 
Peak word cur ren ts  de l ivered  to  the  memory plane by the various MOS 
switches in  the tes t  vehicle  are  given in  Table  V. These da ta  were  obtained 
by se lec t ing  the  MOS switches with a rotary mechanical switch. 
Missing entr ies  in  Table  V a r e  ind ica t ive  of f au l ty  MOS switches.  Varia- 
t i ons  in  the  r ead  cu r ren t s  a r e  ind ica t ive  of v a r i a t i o n  i n  MOS switch terminal 
character is t ics  ra ther  than nonuniformity of the laminate. 
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TABLE V 
READ AM) WRITE CURRENTS I N  TEST MODEL 
WORD 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13  
14  
15 
16  
17 
1 8  
19  
20 
2 1  
22 
23 
24 
25 
26 
27 
28 
29 
30 
3 1  
32 
CAN - UNIT 
Current No. No. 
READ (d) 
1 1 
3 
115 
115 2 
115 
2  4 100 
3 100 
2 90 
1 90 
3  4 115 
3 115 
1 115 
4  4 115 
- - 
- - 
- - 
- - 
- - 
5  4 
85 3 
100 
1 95 
6  4 120 
3 
120 1 
120 2 
120 
3 120 
2 110 
8 4 110 
3 120 
2 120 
- - 
7 - 
- 
- - 
WRITE (mA) CAN - UNIT WORD 
Current No. No.  No. 
65 
2 35  65 
3 34 65 
9 4 33 
- 36 1 
60  37 
38  60 
10 4 
42 65 
4 1  65 
1 40  60 
2  39  60 
3 
43 
65 44 
65 45 12 4 
- 46 - 
47 2 
- 48 1 
65 49  13 - 
65  50 3 
- 5 1  2 
65  52 
65 53  14 4 
65 54 3 
65 55 2 
65 56 1 - 57  15  4 
65 58 3 
65 59 
60 
65 6 1  - 
65 62 
- 
- 
READ (mA) 
Current Current 
WRITE (d) 
120 
65 115 
65  115 
65  115 
65 115 
65 120 
65 120 
65 120 
65 
115 
110 
65 
100 
65 110 
65 
55 95 
60 
115  65 
115  65 
115 65 
115  65 
115  65 
115 65 
- 
- - 
- - 
- 
- 
- - 
- 
- - 
- - 
The operation of the memory system i n  a one-crossover-per-bit  mode with 
b ipo la r  d ig i t  cu r ren t s  shou ld  r e su l t  i n  a pos i t i ve  "1" s igna l  and a negative 
0 s igna l .  A r eed   r e l ay   t r ee  i s  used for   ga te   se lec t ion ,  and the f u l l  program 
shown in  F igu re  35 i s  applied in time sequence to each of 32 d i f f e r e n t  memory 
words. The particular  switches  selected  are  1-8,  17-24 ,   33 -40 ,  and 49-56.  
During the test  2 9  of the 32 switches were operable. Minimum and maximum "1" 
and "0" sense  s igna ls  for  every  ten th  d ig i t  l ine  (a  to ta l  of e leven  l ines) ,  
as  the words are  scanned,  are  plot ted in  Figure 36.  The d i g i t  l i n e s  a t  t h e  
very edges of the plane are not fully operable because of low "1" s igna ls .  
In  general ,  i t  w a s  found tha t  the  minimum s igna l s  were  developed a t  b i t  loca- 
t ions  serv iced  by an MOS swi tch  wi th  re la t ive ly  low READ current ,  such as  
number 18. 
11  II 
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Figure 36.  Sense  digit  line,  one-crossover-per-bit  perf0rmanc.e. 
To improve  the 11111/1101' discrimination,  the  system may be  operated  in a 
unipolar digit, two-crossovers-per-bit  mode. In this  mode,  two  adjacent  digit 
lines  are  used  to  store a bit  of  information.  The  sense  signal is the dif- 
ferential  voltage  between  the  two  lines,  resulting  in  cancellation  of  common 
inductive  and  capacitive  noise.  The  capacitive  noise  is  negligible; s o  the 
benefit  of  this  mode o f  operation is the  cancellation  of  inductive  noise. To 
store a binary "1" a negative  digit  current  pulse  is  applied  to  one  line  of 
the  pair;  to  store a "0" the  other  line  is  pulsed.  The  linear  section  of  an 
integrated  differential  sense  amplifier  (RCA  TA5196)  is  used  as a scope  pre- 
amplifier  (gain  of 3 0 0 ) .  The  same 32 words  as  in  the  previous  test  are 
scanned.  The  superposed  sense  signals  for  pair 1/25 (digit  lines 49, 5 0 )  are 
shown  in  Figure 37 .  The  minimum  and  maximum  sense  signals,  defined  as  before, 
for  all 50 bits  are  plotted  in  Figure 38 .  The  operation  is  superior  to  the 
one-crossover-per-bit mode.  As  before,  edge  effects  result  in  poor  discrimi- 
nation  at  the  two  outermost  bits.  However,  the  discrimination  over  the  rest 
of  the  plane  is  improved  by  about a factor  of 2 .  
Based  on  the  data  presented  in  this  appendix, a summary  of  the  operating 
characteristics  for a  one-crossover-per-bit and a  two-crossovers-per-bit mode 
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SUPERPOSED 
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'IGNALS AND  RECOVERY I 
0 . 5 ~  sec/d iv - 
Figure 37. Amplified  sense  signals  from digit  pair 25, digit  lines 49, 50 
(32 words  scanned - 2  switches not conducting). 
I 
I IO 
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20 30 I I I 40 5 0  
SENSE -DIGIT PAIR 
Figure 38. Two-crossovers-per-bit performance. 
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is given in Table VI. The  drive  currents,  cycle  time,  and  power  dissipation 
for  either  operating  mode  is  essentially  the  same.  The  two-crossovers-per-bit 
mode  requires  a  slight  increase  in  the  word  power  because of increased  back 
voltage.  However,  since  most of the  word  power  is a  result  of  the  common 
source  capacitance  charging  current,  the  increase  in  dissipation  due  to in-
creased  back  voltage  is  small.  Further,  in an actual  operating  system,  the 
dissipation in the digit-sense  circuits  far  exceeds  the  word  system  power. 
On this  basis,  the  two-crossovers-per-bit  mode  offers  attractive  advantages  in 
terms of operating  margins,  higher  sense  outputs,  and  greater  laminate  yield. 
TABLE  VI 
SUMMARY OF OPERATING  CHARACTERISTICS OF TEST  VEHICLE 
ONE  CROSSOVER/ 
BIT 
TWO CROSSOVERS/ 
BIT 
Read  Current 
Amplitude 
0 .5  psec 0 . 5  psec 50% Duration 
0.25  psec 0.25  psec Risetime 
115  115 
Write  Current 
Amplitude 
50% Duration 0.25  psec 1 65 0 .25  psec 
Digit  Current 
Amplitude 
0 .5  psec 0 .5  psec 50% Duration 
16 mA 16 mA 
Sense  Signal 
Average  Minimum 
Amplitude +0.6 mV +l. 2 mV 
50% Duration 0.25 psec 0.25  psec 
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